Skip to main content

Verification Futures Conference 2024 Austin (USA)

The Verification Futures conference provides a unique blend of conference presentations, exhibitions, training and industry networking sessions dedicated to discussing the challenges faced in hardware and software verification. Verification Futures provides a unique opportunity for end-users to define their current and future verification challenges and collaborate with the vendors to create solutions. It also provides an excellent opportunity to network and catch up with other verification engineers and vendors from across Europe. Finally, we welcome students to encourage them on their first step into semiconductors as verification engineers.

Event at a Glance

Thursday, 12 September 2024 – Full day conference, exhibition and networking event

Austin Marriott South (USA) and online

FREE to attend conference In-Person or Online

Call for submission

Abstracts are now being invited for talks at VF2024. Talks on a wide range of topical verification issues are invited, including, but not limited to, hardware verification, artificial intelligence and machine learning in verification and verification of safety and security related designs.

Please visit VF2024 for guidance on the type of presentations that we are looking for.

Conference Program

08:30 Arrival: Breakfast and Networking Slides Videos
09:25 Welcome: Mike Bartley, Tessolve Semiconductor Ltd
Keynote Speakers

Rethinking Verification Leadership: Ready or Not, Here Comes Generative AI

Hemendra Talesara ,Startups (Bitstar Technologies, Planorama Design, others)

10:15 User Top Verification Challenges

Challenges in Verification for Automotive Applications

Vijay Kanumuri (Renesas Electronics)


Presentation Title Speaker Name (Company Name) – Platinum Sponsor

11:00 Refreshments and Networking
Multi-Track Session (AM)
CPU User Presentations

Accelerate your adoption of RISC-V with CORE-V-VERIF

Mike Thompson(OpenHW Group)


Accelerating RISC-V testbench development development with open source RISC-V RTL and emulation

Varun Koyyalagunta(Tenstorrent)


Presentation Title Vibarajan Viswanathan (Condor Computing) – User Paper

Track 2 - Training Session 1

Presentation Title Speaker Name (Doulos) – Gold Sponsor

Track 3 - UVM for AMS Verification

Presentation Title Speaker Name (Company Name)

12:30 Lunch and Networking

Presentation Title Speaker Name (Company Name) – Platinum Sponsor


Presentation Title Speaker Name (Breker Verification System) – Gold Sponsor


A Holistic Approach to RISC-V Processor Verification

Larry Lapides(Synopsys)


Presentation Title Speaker Name (Company Name) – Sponsor

15:00 Refreshments and Networking
Multi-Track Session (PM)
Track 1 - Latest topics in Verification

Pushing forward the frontiers of formal in Arm CPUs

Vikram Khosa(Arm)


Hardware Fuzzing to Secure Modern Hardware

Rahul Kande(Texas A&M University)


Verification education: Opportunities and Challenges

Ishaq Unwala (University of Houston Clear Lake)

Track 2 - Training Session 2

Presentation Title Speaker Name (Doulos) – Gold Sponsor

Track 3 - VHDL Verification

A pragmatic approach to improving your FPGA VHDL verification

Espen Tallaksen(EmLogic)

16:30 Event Closes


VF2024 was made possible through the generosity of the following sponsors. If you would like to become a VF2024 sponsor please Contact Us.

Close Menu