The Verification Futures conference provides a unique blend of conference presentations, exhibitions, training and industry networking sessions dedicated to discussing the challenges faced in hardware and software verification. Verification Futures provides a unique opportunity for end-users to define their current and future verification challenges and collaborate with the vendors to create solutions. It also provides an excellent opportunity to network and catch up with other verification engineers and vendors from across Europe. Finally, we welcome students to encourage them on their first step into semiconductors as verification engineers.
Event at a Glance
Thursday, 22 June 2023 – Full day conference, exhibition and networking event
Reading (UK) and online
FREE to attend conference In-Person or Online
Conference Program
| 08:30 | Arrival: Breakfast and Networking | Slides | Videos |
| 09:25 | Welcome: Mike Bartley, Tessolve Semiconductor Ltd | ||
| Keynote Speakers | |||
| 09:30 | Functional safety for the world of Autonomous and Zonal Madhusudan Rao (Arm Ltd) |
Download | View |
| User Top Verification Challenges | |||
| 10:15 | How to build the future verification engineers ? François Cerisier(AEDVICES) |
Download | View |
| 10:30 | Application of AI in IC Design and Verification Matt Graham (Cadence Design Systems) Platinum Sponsor |
Download | View |
| 11:00 | Refreshments and Networking | ||
| Multi-Track Session (AM) | |||
| Track 1 - User presentations on Verification Formal | |||
| 11:30 | Automatic Software Formal Verification Nick Tudor (D-RisQ Ltd) |
Download | View |
| 12:00 | On Formally Verifying High-Level Synthesis Yann Herklotz (Imperial College London) |
Download | View |
| Track 2 - Student Session 1 | |||
| 11:30 | Introduction to Verification and SystemVerilog for Beginners Dr David Long (Doulos) Gold Sponsor |
Download | View |
| Track 3 - VHDL Verification | |||
| 11:30 |
Espen Tallaksen (EmLogic) |
Download | View |
| 12:30 | Lunch and Networking | ||
| 13:30 | How does ChatGPT change ML in EDA Landscape? Ramesh Narayanaswamy (Synopsys Inc) Platinum sponsor |
Download | View |
| 14:00 | Verification, bring-up, production – the wholly trinity Yiannis Nikolaou (Jump Trading International Ltd) Gold Sponsor |
Download | View |
| 14:20 | RISC-V verification and implications of the 5:1 ratio of DV to design engineers Duncan Graham (Imperas Software) Gold Sponsor |
Download | View |
| 14:40 | How to sign-off cryptographic hash implementations with generated assertions Tobias Ludwig(LUBIS EDA) |
Download | View |
| 15:00 | Refreshments and Networking | ||
| Multi-Track Session (PM) | |||
| Track 1 - Latest topics in Verification | |||
| 15:30 | Verification Makeover with RISC-V Processor Designs Lavanya Jagan (Vyoma Systems Private Limited) |
Download | View |
| 15:50 | User experiences with open-source mainstream verification techniques Srinivasan Venkataramanan,Deepa Palaniappan (AsFigo Technologies) |
Download | View |
| 16:10 | Closing Functional Coverage on A Compression Encoder with Deep Reinforcement Learning Eric Ohana(The University of Bielefeld, Germany) |
Download | View |
| Track 2 - Student Session 2 | |||
| 15:30 | Is it easy to get started with UVM, or should I use Formal instead? Dr David Long (Doulos) Gold Sponsor |
Download | View |
| Track 3 - VHDL Verification | |||
| 15:30 | Faster than “Lite” Verification Component Development with OSVVM Jim Lewis (SynthWorks Design Inc) |
Download | View |
| Track 4 - UVM for AMS Verification | |||
| 15:30 | Renesas’s Submission to the UVM-(A)MS working group Peter Grove,Steven Holloway (Renesas) |
Download | View |
| 16:30 | Event Closes |
Sponsors
VF2023 was made possible through the generosity of the following sponsors. If you would like to become a VF2023 sponsor please Contact Us.
