Back to All Speakers
Mike Edited

Mike Bartley
CEO,
Alpinum Systems

 

 

About the Speaker

Mike Bartley is a semiconductor verification leader with over 35 years of experience spanning software testing, formal methods, and Design Verification (DV). He began his career in safety-critical aerospace systems after completing a PhD in Mathematics, before moving into semiconductor DV in 1994. Mike has led global verification teams and contributed to more than 15 processor verification programmes across automotive, mobile, aerospace, and AI domains. He previously founded and scaled a 450+ engineer DV services company, later acquired by Tessolve, where he served as SVP of VLSI. He now leads Alpinum Consulting, focusing on AI-driven verification, semiconductor engineering, and advanced training programmes.

Frame 1984079338

AI in Design Verification Training

Overview

Artificial Intelligence is rapidly reshaping Design Verification by introducing new levels of automation, efficiency, and insight across the verification lifecycle. This hands-on half-day training provides a practical introduction to applying Generative AI, Machine Learning, and intelligent automation within VLSI and DV workflows. Participants will explore how AI can assist with testbench generation, spec-to-UVM development, coverage optimisation, and debug acceleration. Through guided exercises in pre-configured cloud environments, engineers gain direct experience applying AI techniques to real verification challenges. The session focuses on actionable adoption, helping teams identify high-impact opportunities where AI can immediately enhance productivity and verification effectiveness.

Key Points

  • Practical AI application in DV workflows. The training focuses on real-world use cases of Generative AI, ML, and automation in verification, including testbench generation, VLSI coding, and spec-to-UVM workflows.
  • Hands-on, guided learning experience. Participants actively work through exercises in pre-configured environments, applying AI tools to coverage analysis, debug automation, and verification tasks.
  • Immediate adoption and impact focus. The session is designed to help engineers quickly identify where AI can deliver measurable improvements in existing DV flows, improving productivity and verification efficiency.