

Verification Futures 2025

Static Sign-Off Methodologies:

Liberating Functional Verification from Boolean Shackles

Prakash Narain


November 12, 2025

Early functional verification & sign-off





Avoid costly RTL & netlist ECOs/iterations





Simulation & formal: Boolean analysis



Early RTL design needs a different approach




Static sign-off: Minimally Boolean

Liberated from Boolean shackles






Static sign-Off: Abstract checking






Static sign-off: Starts at early RTL design





Static sign-off rule configurability





Expanding static sign-off applications


RTL Linting Lint error free **Clock Domain Crossing** CDC error free Reset Domain Crossing RDC error free Design for Testability DFT error free Connectivity Connectivity error free Hardware Security **HW Security protected**








Advanced static sign-off methodologies





RTL Linting Sign-Off







High value rules

```
always @(en1 or en2)
begin
    if (en1)
       out 1 = 2'b00;
    if (en2)
       out1 = 2'b11;
end
```



Explicitly define intent

```
always @(en1 or en2)
begin
    if (en1)
       out 1 = 2'b00;
    if (en2)
       out 1 = 2'b11;
end
```

Use "always_<spec>" to explicitly define intent



Explicitly define intent

```
always_comb
begin
    if (en1)
       out 1 = 2'b00;
    if (en2)
       out1 = 2'b11;
end
```

"always_comb" explicitly specifies combinational logic



Don't use multiple sequential conditionals

```
always_comb
begin
     out1 = 1'b10;
    if (en1)
       out 1 = 2'b00;
    if (en2)
       out1 = 2'b11;
end
```

Use if/then/else when there are multiple sequential conditional assigns



Don't use multiple sequential conditionals

```
always_comb
begin
    if (en2)
        out1 = 2'b11;
    else if (en1)
        out 1 = 2'b00;
    else
     out1 = out1
```

Clarifies that only 1 assign will be applied





Indentation aligns with construct

```
always_comb
begin
    if (en2)
      out1 = 2'b11;
    else if (en1)
      out1 = 2'b00;
    else
    out1 = out1;
```

Indentation must align with construct

end



Indentation aligns with construct


```
always_comb
begin
    if (en2)
      |out1 = 2'b11;
    else if (en1)
      out 1 = 2'b00;
    else
      iout1 = out1;
```

Indentation corrected

end




2 Multi-policy linting





3 Targeted debug



Grouping violations



Advanced RTL linting sign-off







High value rules


Target debug

Multipolicy runs




CDC Sign-Off







CDC glitch analysis






CDC glitch analysis




"Do not touch" MUXes



Netlist-level glitch CDC sign-off




2 Dynamic CDC verification



Correlation loss



2 Dynamic CDC verification





Advanced CDC sign-off







Structural sign-off


Glitch checking

Dynamic CDC verification




RDC Sign-Off








Reset domain crossing sign-off






Increasing use of asynchronous resets





RDC key differences from CDC




- Errors can occur in same clock domain
- Analysis scope Global
- RDC-specific analysis required to identify all RDC issues with low noise
- MTBF- High

- Errors can occur across clock domains
- Analysis scope Local at CDC interfaces
- CDC-specific analysis required to identify all CDC issues with low noise
- MTBF- Low




RDC errors can occur in same clock domain






2 RDC sign-off requires global analysis






2 CDC sign-off only needs local analysis






3 RDC-specific analysis needed for sign-off






4 RDC errors have lower frequency

RDC: Source flop change rate: event dependent




CDC: Source flop change rate:

~ 0.1 GHz






RDC error: Metastability






RDC error: Improper functional correlation






RDC error: Glitches





Low-noise violation reports critical





Noisy Report

Low Noise Report



Reset scenarios reduce noise








Efficient debug






Advanced RDC sign-off methodology





DFT Sign-Off








Advanced DFT static sign-off


Controllability

Can you drive it?




Observability

Can you see it?






Use comprehensive rulesets



RULE: Sequential capture depth through non-scan flip-flops should not exceed user-specified limit




Use comprehensive rulesets



RULE: A test clock should not fan out and reconverge with itself






D Q Glitch Source FF1

RULE 1: Asynchronous reset convergence glitch


RULE 2: Asynchronous reset reconvergence glitch






RULE: Asynchronous reset convergence glitch





RULE: Asynchronous reset convergence glitch






RULE: Two or more test clocks should not converge while driving a flip-flop's clock input




3 Analyze all test modes in one run






3 Analyze all test modes in one run








Fast runtime 2 min/M gates/mode



Consolidated hierarchical reports




4 Group errors by root cause



RULE: No clock glitch can reach destination flip-flops through convergence point




5 Deploy at all design stages







6 Leverage multi-vendor DFT flows





Advanced DFT sign-off







Multimode tests




Root cause grouping




Connectivity Sign-Off








Connectivity static sign-off






Efficient rule definition







Efficient rule definition






Efficient rule creation, tiered checking








Unconnected Destinations



Sources

Efficient rule creation, tiered checking


Sources






Destinations

2 Start connectivity sign-off early






2 Check abutment connectivity early






3 Glitch checking






Static sign-off vs. Formal






Static sign-off vs. Simulation



Check Destination Value



Static sign-off vs. Simulation







Advanced connectivity sign-off







Speed for RTL sign-off




Create groups




Hardware Security Sign-Off








Eliminate HW security vulnerabilities






Spectre stale data leak






Data integrity






2 Leakage prevention





3 Interference safeguarding






User-defined + general rules






Static sign-off vs. Formal verification






Hardware security sign-off



Comprehensive analysis



User-defined & general rules



RTL designers need speed



Static Sign-Off Suite



