Questa TM One SFV

Faster Engines
Faster Engineers
Fewer Workloads




Industry challenges


Current headwinds impacting success



First silicon success declining faster, projects finishing later in recent years


Decline in ASIC first silicon success & increase in projects behind schedule





Source: Siemens EDA and Wilson Research Group, 2024 Functional Verification Study


Ever-present productivity gap is growing, with resource deficits predicted Growth in DV teams, where possible, only slowed the growing gap



Security features deliver no security if not verified


Rate of projects including security requirements increase faster in recent years

Designs containing security features



Failure-intolerant applications are increasing in high-vulnerability environment

Current verification methods can not deliver proof of compliance




Addressing these challenges with static & formal technologies




Static and formal are critical to success amidst today's industry challenges

Complementary to simulation, deliver assurance and productivity




Convergence of new technology and new industry challenges

AI/ML, automation and integration enable new verification flows and solutions



Introducing Questa One SFV: Purpose-built stimulus-free verification

AI/ML, automation and integration enable new verification flows and solutions



What is Questa One SFV?

Full availability, full utilization, scalable performance delivering stimulus-free verification for today's challenges




Questa One Smart Verification Solution enabled by Al

Faster engines, faster engineers, fewer workloads

Questa One Sim Questa One Verification IQ Data Driven Verification Scalable Lening Cloud One engine with breakthrough One smart common management performance for functional & fault sim solution that utilizes generative, for RTL, GLS, & DFT applications with analytic, & predictive AI to drive to verification closure faster, with fewer parallel processing & profiling workloads Accelerated Automatea **Questa One Total User Productivity Questa One SFV Questa One Avery VIP** One stimulus free verification solution One industry-leading VIP solution that supports 3DIC & chiplet verification delivers total user productivity through Collaborative Interoperable synergistic combinations of static & from IP to SoC, seamlessly formal analyses, AI, automation & integrating simulation & emulation parallelization Connected Verification

Questa One SFV: Integrated stimulus-free verification

Delivering static & formal's long-held promise of solving next-generation problems



Questa One SFV: a new product encapsulating analyses, Al and IVE

Enabling full utilization and availability within a single product

Questa One Integrated Verification Environment (IVE)

Integration of analyses, AI/ML and automation Insight services User interfaces

AI/ML and Automation

Generative AI and LLMs Predictive and Analytic Al Automation of flows and processes

Analyses

20 legacy products combined into a single package

Static & Formal Foundation

Best-in-class library of solvers Best-in-class orchestration Limitless Formal parallel scalability Questa **OneSpin** Static & Formal **Product Line**

Questa One SFV

- Single product
- AI/ML features
- Synergistic features
- •20 analyses
- Flexible scalability


What is Questa One IVE?

The Integrated Verification Environment is foundational technology enabling increased total user productivity




Questa One SFV: Integrated stimulus-free verification

Delivering static & formal's long-held promise of solving next-generation problems



Questa One SFV's IVE delivers integrated and interconnected flows Single entry point of Developer enables access to multitudes of analyses





Design and project management

Smart editing

Seamless integration

Source navigation


Graphical visualization*

* target with 25.3 release



Questa One SFV delivers integrated and interconnected flows through IVE Example: Lint Confirm: invoking formal linting to determine if Lint issues are real






Questa One SFV's IVE delivers flexibility and control for developers



Comprehensive project management in development environments




Design and project management

- Project creation and management
- Continuous enhancement
- Source management and SCM
- Flexible workflow and visualization

Questa One SFV's IVE delivers enhanced code development features Activates support for mixed language, real-time validation and advanced linting






Smart editing

- Mixed language support
- Real-time syntax validation
- Code refactoring
- Advanced linting and auto-fixing

Questa One SFV's IVE connects static and formal analyses Seamless integration delivers a comprehensive verification environment






Seamless integration

- Lint integration
- Static solution integrations
- Formal solution integrations

Questa One SFV's IVE enables code navigation and reference management Streamlines access to code locations and modules





Source navigation

- Reference linking
- Message navigation
- State-machines and module access
- Declaration navigations


Questa One SFV: Static Assist Al

Create and maintain a clean, efficient codebase and deliver highquality RTL designs with ease




Questa One SFV: Integrated stimulus-free verification

Delivering static & formal's long-held promise of solving next-generation problems




Questa One Lint Assist Al: Productivity through static, formal, Al integration Identify, auto-fix and verify changes in a single flow






Lint Assist Al: high-productivity path to high-quality RTL designs Integrated view of Lint issues with dedicated easily-accessible tab









Lint Assist Al: high-productivity path to high-quality RTL designs Easily filter for auto-fixable lint issues









Lint Assist Al: high-productivity path to high-quality RTL designs Suggested fix preview with side-by-side analysis enabled









Lint Assist AI: high-productivity path to high-quality RTL designs Easily filter for auto-fix lint checks and automated application with preview enabled









Lint Assist Al: high-productivity path to high-quality RTL designs Re-run the lint setup with validation enabled with Equivalent RTL analysis









Questa One Lint Assist AI: example of synergistic integration Building a flow from discrete analyses to solve issues is new ways





Questa One Code Assist Al: Fast path to code through Generative Al Create code and lint in a single, iterative flow in one environment






Al-driven code development with Questa One SFV







Automate


Optimize

Refactor

Correct

Questa One Code Assist Al: example of synergistic integration Building a flow from discrete analyses to solve issues is new ways





Summary



Questa One SFV delivers total user and team productivity Transforming verification through static & formal integration with Al



Today's silicon development faces substantial headwinds

Investing more in traditional verification methods is a demonstrated failure

The convergence of Al and static and formal technologies promises a next-gen solution

Modern deployment of static & formal has marginalized its value

Questa One SFV uniquely delivers a solution purpose-built for next-generation problems

• Full utilization and availability with unlimited AI integration and automation is transformative

Questa One SFV is a transformative approach to verification that uniquely enables success amidst today's challenges

How can Siemens help you succeed?



Disclaimer

© Siemens 2025

Subject to changes and errors. The information given in this document only contains general descriptions and/or performance features which may not always specifically reflect those described, or which may undergo modification in the course of further development of the products. The requested performance features are binding only when they are expressly agreed upon in the concluded contract.

All product designations may be trademarks or other rights of Siemens AG, its affiliated companies or other companies whose use by third parties for their own purposes could violate the rights of the respective owner.



Contact

Published by Siemens 2025

Yassine Eben Aimine

Product Architect, Formal Verification Products, DVT

E-mail yassine.eben aimine@siemens.com