

# Questa™ One SFV

Faster Engines  
Faster Engineers  
Fewer Workloads



# Industry challenges


Current headwinds impacting success

## First silicon success declining faster, projects finishing later in recent years

Decline in ASIC first silicon success & increase in projects behind schedule

### First silicon success


Number of spins before production



Decline in first silicon success combined with increasing wafer and mask cost

### Schedule overruns

Projects finishing late





Despite declines in first-silicon success, teams are investing more in development

Source: Siemens EDA and Wilson Research Group, 2024 Functional Verification Study

# Ever-present productivity gap is growing, with resource deficits predicted

Growth in DV teams, where possible, only slowed the growing gap



## Minimal time-to-market impact


Investing in verification resources did not deliver expected returns

## Increasing complexity

Continuing the never-ending trend

## Labor shortages


Growing gap of talent emerging from education



## Security features deliver no security if not verified

Rate of projects including security requirements increase faster in recent years

Designs containing security features




Source: Siemens EDA and Wilson Research Group, 2024 Functional Verification Study

# Failure-intolerant applications are increasing in high-vulnerability environment

## Current verification methods can not deliver proof of compliance

### Hardware vulnerabilities in CPUs and GPUs



<https://www.intc.com/news-events/press-releases/detail/1677/intel-releases-2023-product-security-report-highlighting20240223917900/en/>

### Security and assurance requirements



### Security features in designs

ASIC

↑33%

Since 2020

FPGA

↑44%

Since 2020

Source: Siemens EDA and Wilson Research Group, 2024 Functional Verification Study

### Vulnerabilities

Increased awareness is not eliminating issues

### Requirements

New and increasing frequently

### Complexity

More features to verify to ensure compliance & security in design

Supply chain vulnerabilities

Data confidentiality & integrity

National Security concerns

## Increasing demand for hardware assurance

Regulatory requirements

Growing complexity


Increased security threats



# Addressing these challenges with static & formal technologies

# Static and formal are critical to success amidst today's industry challenges

Complementary to simulation, deliver assurance and productivity






## Convergence of new technology and new industry challenges

AI/ML, automation and integration enable new verification flows and solutions



# Introducing Questa One SFV: Purpose-built stimulus-free verification

AI/ML, automation and integration enable new verification flows and solutions




# What is Questa One SFV?

Full availability, full utilization, scalable performance  
delivering stimulus-free verification for today's  
challenges


# Questa One Smart Verification Solution enabled by AI

Faster engines, faster engineers, fewer workloads



# Questa One SFV: Integrated stimulus-free verification

Delivering static & formal's long-held promise of solving next-generation problems



# Questa One SFV: a new product encapsulating analyses, AI and IVE

Enabling full utilization and availability within a single product

## Questa One Integrated Verification Environment (IVE)

Integration of analyses, AI/ML and automation  
Insight services  
User interfaces

## AI/ML and Automation

Generative AI and LLMs  
Predictive and Analytic AI  
Automation of flows and processes

## Analyses

20 legacy products combined into a single package

## Static & Formal Foundation

Best-in-class library of solvers  
Best-in-class orchestration  
Limitless Formal parallel scalability

Questa  
OneSpin  
Static & Formal  
Product Line

## Questa One SFV


- Single product
- AI/ML features
- Synergistic features
- 20 analyses
- Flexible scalability

# What is Questa One IVE?

The Integrated Verification Environment is foundational technology enabling increased total user productivity

# Questa One SFV: Integrated stimulus-free verification


Delivering static & formal's long-held promise of solving next-generation problems





# Questa One SFV's IVE delivers integrated and interconnected flows

Single entry point of Developer enables access to multitudes of analyses



Design and project management

Smart editing

Seamless integration


Source navigation

Graphical visualization\*

\* target with 25.3 release



# Questa One SFV delivers integrated and interconnected flows through IVE

Example: Lint Confirm: invoking formal linting to determine if Lint issues are real



# Questa One SFV's IVE delivers flexibility and control for developers

## Comprehensive project management in development environments



## Design and project management


- Project creation and management
- Continuous enhancement
- Source management and SCM
- Flexible workflow and visualization



# Questa One SFV's IVE delivers enhanced code development features

## Activates support for mixed language, real-time validation and advanced linting

### Smart editing



- Mixed language support
- Real-time syntax validation
- Code refactoring
- Advanced linting and auto-fixing


# Questa One SFV's IVE connects static and formal analyses

## Seamless integration delivers a comprehensive verification environment




### Seamless integration

- Lint integration
- Static solution integrations
- Formal solution integrations



# Questa One SFV's IVE enables code navigation and reference management

## Streamlines access to code locations and modules



### Source navigation


- Reference linking
- Message navigation
- State-machines and module access
- Declaration navigations

# Questa One SFV: Static Assist AI

Create and maintain a clean, efficient codebase and deliver high-quality RTL designs with ease

# Questa One SFV: Integrated stimulus-free verification


Delivering static & formal's long-held promise of solving next-generation problems





# Questa One Lint Assist AI: Productivity through static, formal, AI integration


## Identify, auto-fix and verify changes in a single flow





# Lint Assist AI: high-productivity path to high-quality RTL designs

## Integrated view of Lint issues with dedicated easily-accessible tab



Run Lint analysis

Filter for auto fixable lint issues



Preview suggested fix

Apply the fix

Re-run Lint

# Lint Assist AI: high-productivity path to high-quality RTL designs

## Easily filter for auto-fixable lint issues



Run Lint analysis

Filter for auto fixable lint issues


Preview suggested fix

Apply the fix

Re-run Lint

# Lint Assist AI: high-productivity path to high-quality RTL designs

## Suggested fix preview with side-by-side analysis enabled



Run Lint analysis

Filter for auto fixable lint issues

Preview suggested fix


Apply the fix

Re-run Lint



# Lint Assist AI: high-productivity path to high-quality RTL designs

## Easily filter for auto-fix lint checks and automated application with preview enabled



Run Lint analysis

Filter for auto fixable lint issues


Preview suggested fix

Apply the fix

Re-run Lint

# Lint Assist AI: high-productivity path to high-quality RTL designs

## Re-run the lint setup with validation enabled with Equivalent RTL analysis



Run Lint analysis

Filter for auto fixable lint issues


Preview suggested fix

Apply the fix

Re-run Lint


# Questa One Lint Assist AI: example of synergistic integration

Building a flow from discrete analyses to solve issues is new ways




# Questa One Code Assist AI: Fast path to code through Generative AI

## Create code and lint in a single, iterative flow in one environment








## AI-driven code development with Questa One SFV

Code Assist AI empowers code generation, optimization and verification



**Automate**


**Optimize**

**Refactor**

**Correct**

# Questa One Code Assist AI: example of synergistic integration

## Building a flow from discrete analyses to solve issues is new ways



# Summary



## **Questa One SFV delivers total user and team productivity**

Transforming verification through static & formal integration with AI

### **Today's silicon development faces substantial headwinds**

- Investing more in traditional verification methods is a demonstrated failure

### **The convergence of AI and static and formal technologies promises a next-gen solution**

- Modern deployment of static & formal has marginalized its value

### **Questa One SFV uniquely delivers a solution purpose-built for next-generation problems**

- Full utilization and availability with unlimited AI integration and automation is transformative

**Questa One SFV** is a transformative approach to verification that uniquely enables success amidst today's challenges

How can Siemens help you succeed?

## Disclaimer

© Siemens 2025

Subject to changes and errors. The information given in this document only contains general descriptions and/or performance features which may not always specifically reflect those described, or which may undergo modification in the course of further development of the products. The requested performance features are binding only when they are expressly agreed upon in the concluded contract.

All product designations may be trademarks or other rights of Siemens AG, its affiliated companies or other companies whose use by third parties for their own purposes could violate the rights of the respective owner.

# Contact

Published by Siemens 2025

**Yassine Eben Aimine**

Product Architect, Formal Verification Products, DVT

E-mail [yassine.eben\\_aimine@siemens.com](mailto:yassine.eben_aimine@siemens.com)