## **DIGITAL-MIXED-SIGNAL MODELLING USING SIGNAL FLOW** EQUATIONS

1<sup>ST</sup> JULY 2025 C PETER GROVE DISTINGUISHED MEMBER OF TECHNICAL STAFF **RENESAS ELECTRONICS CORPORATION** 







Digital-Mixed-Signal (DMS) modelling styles

- S-Domain to Z-Domain
- >DMS Capacitor model example
- Known Issues / Corner Cases
- Python simplification for adoption
- ➤Questions



(Digital-Mixed-Signal) DMS Methodology directs not to structurally connect its two-terminal devices together in arbitrary networks, but instead to model those networks with signal transfer modelling. This presentation aims to explain why and how.



## **DMS MODELLING CHOICES**

AnalogLib Style Modelling	Signal Transfer Modelling
Schematic representation using custom primitives	Higher level Mathematical
10x faster than Spice	>10,000x faster than Spice
Faster to initially create but tuning takes time.	Can be error prone in math's equations
Validation is slower	Validation is quick

- <u>Scientific Analog</u> has tried to make AnalogLib style to work and still not got industry traction.
  - Presented as solution for DMS in UVM-MS and got no traction.
  - Bespoke solution that is non-transferable
- EDA companies provide a library of passive components, but they are slower than Signal transfer ones.
  - Bespoke solution where code of library components can't be shared, and some is encrypted.
  - Hard to debug when things go wrong.



### **OVERVIEW** TIME->FREQUENCY DOMAIN

**Laplace transform -** Useful for converting differentiation and integration in the continuous-time domain into much easier multiplication and division in the Laplace domain (frequency domain).



No Diode as the Laplace transform only applies to linear differential equation

**Z-transform –** Can be considered a discrete-time equivalent for the Laplace transform. That is take a discrete-time domain into the frequency domain. No differentiation and integration though, so not easy to go from passive networks.

### **Z-TRANSFORM**

In signal processing, one of the means of designing **digital filters** is to take analog designs, subject them to a **bilinear transform** which maps them from the s-domain to the z-domain, and then produce the digital filter by inspection, manipulation, or numerical approximation.

Such methods tend not to be accurate except in the vicinity of the complex unity, i.e. at low frequencies.

Bilinear transform can be used to convert continuous-time filters into discrete-time filters, and vice versa.

$$s=rac{2}{T}rac{(z-1)}{(z+1)}$$

When you have an energy storage element these are the steps needed to model them in event-based simulation.



### SIGNAL TRANSFER MODELLING CAPACITOR EXAMPLE



### **VERILOG CODE**

real I\_1, I, V\_1, V, Iprobe; real TS = 4e-9; real C = 100e-9; assign f = 1.0/TS; always begin #(TS\*1s); //Sample Time I\_1 = I; //Sample Shift i[t-1] = i[t] I = Iprobe;//Get New value i[t] = next value V\_1 = V; //Sample Shift v[t-1] = v[t] //Calculate new Voltage across Capacitor V = V\_1 + (I + I\_1)/(2.0 \* f \* C);

#### end

- Using variables like I\_1 and not a packed array is quicker. (Or an unpacked array could be used).
- 'C' could be a derated cap and some teams have used that. (Tiny losses as it doesn't preserve charge)
- Trying to dynamically change TS like an analog solver creates more issue than it solves as there is no generic solution. Digital simulators cannot roll back time.



# DMS MODEL REPRESENTATION

**GROUND REFERENCED** 

R V<sub>drv</sub>

R is set to Capacitor ESR value. (Equivalent Series Resistance shown later)

Iprobe is (node.V-V<sub>drv</sub>)/R, sampled at TS intervals.

#### What about a <u>2 Terminal Device</u>?

- Use one node as a reference, then it's simply  $V_{drv} = V + V_{minus}$
- Use impedance to balance out
  - Requires recursive function calls that <u>may not</u> converge.
    - Many ways to try and solve this but none are generic!
    - Remember DMS is not a matrix solver but event driven solver.



## **OTHER CAPACITOR MODELS**

Add series R<sub>s</sub> and parallel R<sub>p</sub> to get this equation

$$V(t) = V(t-1) \left(\frac{2R_PfC+2R_PR_sfC-1}{2R_PfC+2R_PR_sfC+1}\right) + i(t) \left(\frac{R_P+2R_PR_sfC}{2R_PfC+2R_PR_sfC+1}\right) + i(t-1) \left(\frac{R_P-2R_PR_sfC}{2R_PfC+2R_PR_sfC+1}\right)$$

$$d \text{ series } R_s + L \text{ and parallel } R_p \text{ to get this equation}(Untested!)$$

$$V(t) = \left(\frac{1}{2R_PfC+2R_sfC+2^2f^2CL+1}\right) * (i(t) * (2fR_P R_sC+2^2f^2CLR_P+R_P) + i(t-1)^*(-2^3f^2CLR_P+2R_P) + i(t-2)^*(2f R_P R_sC+2^2f^2CLR_P+R_P) + i(t-2)^*(2f R_P R_sC+2^2f^2CLR_P+R_P) + i(t-2)^*(-2^3f^2CL+2) - v(t-2)^*(-2f C R_P - 2f C R_s + 2^2f^2CL+1))$$

$$EsR$$

- Optimization done in Renesas components
  - Only update the UDN output if Vdelta > 1uV. (Spice solver abstol on Voltages)
    - Internally the Capacitor model needs to track the real V and not the filtered.
      - Requires Driver-Receiver-Segragation technology borrowed from Verilog-AMS.
    - Real device testing has shown a game change in runtime improvement.
  - Coefficients calculated in different assign block so computed only when they change values.

ESR - Equivalent Series Resistance ESL - Equivalent Series Inductance

KENESAS

Ad

### **KNOWN ISSUES**

- Using a series L causes a change in the frequency response!
  - Impedance decreases with frequency in a capacitor (attenuation).
  - Impedance increase with frequence in an inductor (gain)
- Notch at



- Possible Solutions (untested)
  - Set Sampling Period 1/f
  - Pre or post filter, but why model the inductor
  - Add Bandwidth filters to all DMS models so matches analog.
  - DMS is for functional simulations. Don't use DMS to check parasitic effects. Let analog simulations deal with attenuations/gain.
  - Some limiter to dampen any gain.





### **CORNER CASES**

- Large external changes causes the sampled  $I = (node. V-V_{drv})/R$  value to generate oscillations.
  - If node.V changes enough it can make I very large, which pushed the calculation of V to change too much, say negative.
  - System then has a feedback loop (IIR Filter) that may have gain or attenuation. Gain will cause the node to go to NaN!
- Solution is to use a clamp, but the clamp must equalize the Z domain equation so it stable. (Requires DRS)

$$V(t) = V(t-1) \begin{pmatrix} \frac{2R_PfC+2R_PR_SfC-1}{2R_PfC+2R_PR_SfC+1} \end{pmatrix} + i(t) \begin{pmatrix} \frac{R_P+2R_PR_SfC}{2R_PfC+2R_PR_SfC+1} \end{pmatrix} + i(t-1) \begin{pmatrix} \frac{R_P-2R_PR_SfC}{2R_PfC+2R_PR_SfC+1} \end{pmatrix}$$

$$I(t) = I(t-1) = (node. V - vdrv)/R$$

$$V(t) = V(t-1)$$
Resolved value of PLUS node's UDN excluding the Cap driver. (DRS)
Re-Arrange
$$V(t) = ((Ki + Ki_1) * (P_ext_drv. V - MINUS.V))/((1-Kv_1)*(P_ext_drv. R + R_s)+(Ki + Ki_1));$$

$$I(t) = (P_ext_drv. V - V(t) - MINUS.V)/(P_ext_drv. R + R_s);$$

$$I(t-1) = I(t);$$

$$V(t-1) = V(t);$$

How to decide when to clamp is up to the audience to work out!

I(t)

### **OPTIMIZATIONS**

- Signal Transfer Modelling
  - > Disable the sampling when that node is not driven. (Minimal improvement.)
  - Code refactoring and profiling. (Big runtime improvement when vdelta/idelta features added in.)
  - > Tune the sample frequency for the Bandwidth of interest. Why sample at GHz when the interest is at MHz.
  - > Don't probe everything or introduce Tool specific waveform absdelta on reals been dumped.
  - > Merge passives networks into a single transfer function. Even Switched system can be done via state space modelling.
- General DMS Modelling
  - > Use tran/tranif1/tranif0 statement now supports UDN as well as logic for an ideal Open/Close switch. (SV-2023 LRM)
  - > If one port is meant to be a reference disable the bidirectionality.
  - > Avoid complex passive networks as it will slow down simulations.
  - > Try and avoid multiple updates in delta cycles.



## **PYTHON - SYMBOLIC COMPUTING**

• Use Python's Sympy library to take the S-Domain representation into the Z-Domain.

```
from sympy import *
                                                                    Other transforms could
#Setup some variables used by equation
                                                                    be used and tried more
var('V, I, Rp, Rs, L, C, s, z, f', positive=True)
                                                                    easily now!
init printing()
\#S-Domain V = ... equation
equation = Eq(V, (I - V/Rp)*(Rs + s*L + 1/(s*C))
\#Solve for V/I = ... equation
H s = solve(equation, V) [0]/I
#Define Z transform to use
s z = 2 f (z-1) / (z+1)
                                                                   Numerator
#Apply transform
                                                                   Denominator
H z = H s.subs(s, s z)
#Get numerator terms
num = poly(fraction(together(H z))[0], z)
num.all coeffs()
#Get denomintor terms
den = poly(fraction(together(H z))[1], z)
den.all_coeffs()
```



### **PYTHON - SYMBOLIC COMPUTING**

• From the Python Script we now have the *numerators* and *denominators*, now how to use them in an SV model

$$H(Z) = \frac{Y(Z)}{X(Z)} = \frac{a_m Z^m + ... + a_2 Z^2 + a_1 Z^1 + a_0}{b_m Z^m + ... + b_2 Z^2 + b_1 Z^1 + b_0}$$

$$H(Z) = \frac{Y(Z)}{X(Z)} = \frac{a_m + ... + a_2 Z^{2-m} + a_1 Z^{1-m} + a_2 Z^{-m}}{b_m + ... + b_2 Z^{2-m} + b_1 Z^{1-m} + b_0 Z^{-m}}$$
Note no change to numerators/denominators
$$y[n] = \frac{b_{m-1}}{b_m} y[n-1] + \frac{b_{m-2}}{b_m} y[n-2] + ... + \frac{a_m}{b_m} x[n] + \frac{a_{m-1}}{b_m} x[n-1] + ...$$
Calculated in other always@ block as they will not change often

RENESAS

### **PYTHON EXAMPLE – 2<sup>ND</sup> ORDER LPF**

$$V = V_i \left(\frac{1}{1 + sCR}\right)^2$$

var(`V, Vi, R, C, s, z, f', positive=True)
init\_printing()
#S-Domain V = ... equation
equation = Eq(V, Vi\*(1 / (1 + (s\*C\*R)) )\*\*2)

Numerator a2, a1, a0



Denomerator b2, b1, b0  $[4C^2R^2f^2 + 4CRf + 1, -8C^2R^2f^2 + 2, 4C^2R^2f^2 - 4CRf + 1]$ 

$$y[n] = \frac{b_1}{b_2}y[n-1] + \frac{b_0}{b_2}y[n-2] + \frac{a_2}{b_2}x[n] + \frac{a_1}{b_2}x[n-1] + \frac{a_0}{b_2}x[n-1]$$





