## **SYNOPSYS**<sup>®</sup>

# Beyond Boolean: Smart Abstraction Choices in Mixed-Signal Verification

Finding the Perfect Balance Between Effort, Accuracy and Speed

Evgeny Vlasov, Sr Staff PE, AMS/DMS Verification May 2025



## Legal Disclosure

#### **CONFIDENTIAL INFORMATION**

The information contained in this presentation is the confidential and proprietary information of Synopsys. You are not permitted to disseminate or use any of the information provided to you in this presentation outside of Synopsys without prior written authorization.

#### **IMPORTANT NOTICE**

This presentation may include information related to Synopsys' future product or business plans. Such plans are as of the date of this presentation and subject to change. Synopsys is not obligated to update this presentation or develop the products with the features and/or functionality discussed in this presentation. Additionally, Synopsys' products and services may only be offered and purchased pursuant to an authorized quote and purchase order or a mutually agreed upon written contract.

#### FORWARD LOOKING STATEMENTS

This presentation may include certain statements including, but not limited to, Synopsys' financial targets, expectations and objectives; business and market outlook, business opportunities, strategies and technological trends; and more. These statements are made only as of the date hereof and subject to change. Actual results or events could differ materially from those anticipated in such statements due to a number of factors. Synopsys undertakes no duty to, and does not intend to, update any statement in this presentation, whether as a result of new information, future events or otherwise, unless required by law.

Structural electrical modeling with VIR\_net

2 Technical overview

1

Learning plan

**3** Boost converter and APLL case studies

4 Where is the speed-up coming from?

#### 5 Future-proof

#### Real life implications of bad AMS designs

- Recent personal example:
  - a screen I was using in the office has started to produce a very loud high-pitch sound through loudspeakers during a Zoom call. I've muted my loudspeakers in Windows – no effect. I've disconnected USB-C cable – no effect. I've pulled the power cord – it helped.
- If a system interact with user it is using analog signals. Failure to properly validate AMS systems leads to problems that can affect users physically.



PC users: due to DDR re-training process with XMP profiles my PC takes 30+ seconds to load. It never happened with DDR4!



Car users: my car brakes due to phantom obstacles!

Here's a picture of a robot went 'full terminator' mode and caused workers to dodge





Homeowners: my garage door never opens from the first button press!

## **SYNOPSYS**<sup>®</sup>

# VIR\_net

Next step in structural SystemVerilog RNM methodology



## Structural electrical modeling with SystemVerilog

#### • High accuracy

- Native modeling of voltages, currents, impedances
- Support for wide range of analog primitives: transmission gates, capacitors, inductors, diodes, voltage sources, current sources
- Faster verification
  - 1000x test vectors with DMS can help identify which vectors needs to be simulated in AMS
  - Models are reusable and PDK agnostic
- Full reusability of digital regression environment
  - UVM
  - Coverage
  - SVA
- Powerful debugging and profiling in Verdi
  - Debug of convergence cycles with Verdi 'Event sequence' or 'Log-to-wave'
  - Performance profiling with VCS profilers

### LC VCO (current-shaping)



#### Cross-coupled LC VCO – variable capacitance





🕶 詞 i2	lc_vco
▶ 👼 cl	vir_capacitor
) 👼 c2	vir_capacitor
> 👼 l1	vir_inductor
> 💼 l2	vir_inductor
) 👼 ml	vcvsD
) 👼 m2	vcvsD
• 💼 v2	vcvsD



#### Parallel LC tank – forced charge injection, then free oscillation



#### Charge pump - startup



#### Charge pump – step change of a load



#### Buck converter - startup

run pause <u>F</u> ile <u>S</u> ignal <u>V</u> iew <u>W</u> avefo	orm <u>A</u> nalog <u>T</u> ools W <u>i</u> ndow		
🗁 💤   🥱 🎉 📄 📑   📐 674,8	840,000,500 👃 974,420,000,500 🛕 - 299,580,000,000 x 1fs	$[] \bigcirc \bigcirc$	
pause run			
_= G1		10, -, -, -, -, -, -, -, -, -, -, -, -, -,	500.000.000.000
- Ver 🕼 Vbuck.V	5.94/NF	5 0 5 4 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0	
ver 🚽 s2	0/NF 1/NE		
w s global_clock	trigger / NF		
👿 🔯 s1_load	1/NF		
62			
		[0, 1, 1, 1, 1, 1] [50,000,000,000]100,000,000,000, 1, 1, 1, 1, 1200,000,000, 1, 1, 1, 1, 1, 1300,000,000,000,000,1, 1, 1, 1, 1, 1400,000,000,000,1, 1, 1, 1, 1, 1	1509,000,000,000,1,1,1,1,1,1000,000,000,00

#### Buck converter – step change of a load

run pause <u>F</u> ile <u>S</u> ignal <u>V</u> iew <u>Wavefo</u>	orm <u>A</u> nalog <u>T</u> ools Window 840,000,500 🕹 974,420,000,500 🛕 - 299,580,000,000 x 1fs	Q
II pause run		
_= G1 ₩ Wouck.V	5,94/NF	
- ₩97> S2 ₩97> S1	0/NF 1/NF	
wwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwww	trigger / NF 1/NF	
62		
		U

#### Boost converter with Cfly – one conversion cycle



#### Full wave rectifier





run pause <u>File Signal View W</u>aveform <u>A</u>nalog <u>T</u>ools Window

#### R2R DAC

#### 9-stage ring oscillator – various vsup operations (stage 9 with m=2)

I □ □ □ □ I □ ] 0 0,13	0,000									
- 61		,  3,60p,000	_, , ,  3,800,000 <sub> </sub> , , , ,  3,900,00	q , , , , ,  4, <sub>,</sub> 00p,q0q , , , , , ,	4,,100,000 , , , ,	4,200,000 , , , , ,	4,300,000 , , , ,	, <mark>4,400,000 , , , ,</mark>	,  4,500,000 <sub> </sub> , , , , ,	,  4,600,000 , ,▲
- ver 🕼 vdd. V	3.29	11111111111111111111111111111111111111								1.0 8 9 + 1
wwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwww	-	訂.0								
= G2 ••••••••••••••••••••••••••••••••••••	1									
	69.7m	2.0 1.0 0.6								
- 🚾 🔯 stage_out[8].V	3.29									
- 🕎 🔯 stage_out[7].V	10.9m	2.0 1.0 0/0								
- 🚾 🔯 stage_out[6].V	3.29	2.0 1.0 de								
	1.47m	2.0 1.0 6.0								
	3.29	2.0 1.0 0.0								
		[0, _ , _ , _ , _ , ]5q0,000, , _ , _ , _ ,	1,090,090, 1 , 1 , 1,590,090, 1 , 1 , 2	2,090,090, I , I ,  2,500,000, I , I	,  3,000,000, <sub> </sub> ,   ,	3,5q0,0q0, <u> </u> , <u> </u> ,  4,0	Q0,0Q0, ∣, ∣,  4,5Q0,	οφο, <sub>I</sub> , <sub>I</sub> ,  5,οφο,ος	0, , , , , , , , , , , , , , , , , , ,	, <u>,</u> ,  6₄0q0,0q0 →

#### 9-stage ring oscillator – supply noise due to recharge of parasitic caps



#### Analog PLL (10GHz, Nfb=100, Ndiv=4)



## SerDes TX (voltage mode NRZ, 2.5Gbps)

## 



## **SYNO**PS**YS**<sup>®</sup>

# Crash-course on structural electrical modeling in SystemVerilog

## VIR\_net

Defined as a user-space package using native SystemVerilog capabilities

#### typedef struct {

- real V;
- real I;
- real R;
- } VIR\_struct;



function automatic VIR\_struct VIR\_res (input VIR\_struct input[]);
nettype VIR\_struct VIR\_net with VIR\_res;

22

#### How UDN resolution happens?



#### How UDN resolution happens?

Supported by the simulator (VCS)



#### Generic approach to model differential components

A function of the component to be defined as a class method



Any differential component eventually is represented by a 2-port device, where each port has to generate a {V,I,R}(t) contribution to a respective port such that a reasonable electrical accuracy is achieved throughout the network.

#### VIR\_net – is a modeling framework

- A nettype is simply a combination of a data type, and a resolution function.
- However, when augmented with necessary infrastructure, it becomes a modeling framework.



• Strictly speaking, VIR\_net is a PWL electrical simulator with dynamic scheduling written in SystemVerilog.

## What is possible to model with the VIR\_net framework today?

#### **Tested circuits**

- Buck converter
  - Open loop, closed loop, CCM, DCM, HiZ
- 3-level boost converter with a flying capacitor
  - Including activation of protection diodes
- Charge pump source
- Full wave rectifier
- R2R DAC (only matrix of resistors)
- Ring VCO, Cross-couple LC VCO
- Analog PLL
  - Current-starved ring VCO, N-div, PFD, Charge Pump, LPF
- SerDes TX
  - Voltage mode, 2.5Gpbs NRZ
- RC Ladder (3000 sequential RCs) 😤

#### Available DMS components

- resistor
- capacitor
- inductor
- diode
- tranif1 (a switch)
- vcr
- VCVS
- VIR\_GPIO
  - Iterations limiting and tolerance control
  - Scheduling control through a 'clock\_controller' class.

#### Well structured architecture of analog primitive modules

		Disclaimer: SystemVerilog code snippets throughout the presentation do not reflect
<pre>7 `timescale 1s/1ps 8 9 module capacitorD1 10 import VIR_package::*; 11 import snps_msv_nettype_pkg::*; 12 ( inout VIR_net p, inout VIR_net n); 13</pre>	Header	production version of the VIR_net modeling framework and serve illustrative purposes only.
<pre>14 parameter real c_val = 1.0e-12; 15 parameter real sampling_rate_s = 1e-9; // Sampling rate in seconds 16 parameter real ic = 0.0; 17</pre>	Parameters	
<pre>17 18 VIR_struct ext_p, int_val_p, ext_n, int_val_n, id_t, eq_t; 19 real total_v, total_r, t, Itmp;</pre>	Variables	
<pre>21 assign total_v = ext_p.V - ext_n.V; 22 assign total_r = ext_p.R + ext_n.R; 23 always @(ext_p.V, ext_n.V, ext_p.R, ext_n.R) eq_t = '{total_v, 0.0, total_r}; 24</pre>	Structural assigns	
<pre>25 VIR_GPIO p_gpio ( .p(p), .id(int_val_p), .ed(ext_p)); 26 VIR_GPIO n_gpio ( .p(n), .id(int_val_n), .ed(ext_n)); 27 Primitive prim_inst;</pre>	Instances	1 VIR_GPIO per bidirectional port
<pre>29 initial begin : initial_block 30 int_val_p = '{realZ, 0.0, realZ}; 31 int_val_n = '{realZ, 0.0, realZ}; 32 prim_inst = new("cap", ic, c_val, sampling_rate_s); 33 end 34</pre>	Initialization	
<pre>35 always @( p_gpio.ed_updated, n_gpio.ed_updated ) begin 36 id_t = prim_inst.update_capacitor_with_esr(eq_t, \$realtime - t, p_gpio.ext_Hi 37 int_val_n = '{ext_p.V - id_t.V, 0.0, ext_p.R + id_t.R}; 38 int_val_p = '{ext_n.V + id_t.V, 0.0, ext_n.R + id_t.R}; 39 t = \$realtime(); 40 end</pre>	loop	1 function call to prim_inst.update_capacitor_with_esr
41 42 endmodule		

### Easy to extend by defining just one new function

52 class Primitive;						
<pre>sss string device;//cap, or ind, or res real dt; VIR_struct id; VIR_struct id_last; real Ieq; real Veq; real value; //for cap - capacitance, for ind - inductance, for diode - Vth, etc. bit status; real ts;</pre>	Internal variables					
<pre>505 506 function new(string device, real ic, real value, real ts); 505 this.device = device; 506 this.id = '{ic, 0.0, 0.0}; 507 this.id_last = '{ic, 0.0, 0.0}; 508 this.value = value; 509 this.ts = ts; 509 smTs.try_get(1); VIR_package::effective_timestep = this.ts; 502 endfunction 503 504 505 505 505 505 505 505 505 505 505</pre>	Constructor					
<pre>574 575 virtual function VIR_struct update_capacitor(input VIR_struct ed, input real dt, input bi 576 if (dt != 0.0 ) begin 577 this.dt = dt; 578 this.id_last = this.id; 579 end 580 if (HiZ) this.id = '{this.id_last.V, 0.0, this.dt/this.value}; 681 else this.id = '{(ed.R*this.value*this.id_last.V + this.dt*ed.V)/(ed.R*this.value + this 582 this.Ieq = this.value*(this.id.V - this.id_last.V)/this.dt; 583 584 Ieq = this.Ieq; 586 endfunction 586 </pre>	Update function for					

#### • Available functions:

- update\_diode
- update\_inductor
- update\_capacitor
- and more

#### How switchable components inject time events?

#### By introducing a 1fs delay

- Untitled-1	- • ×
<pre>1 //Inject events if a following pattern: 2 //Trigger -&gt; event 3 //Trigger -&gt; dt -&gt; event 4 //Trigger -&gt; dt*(idx)*DELAY_DURATION_MULT -&gt; event 5 task inject_events(input real dt, input int NUM_DELAYS, input int DELAY_DURATIO 6 real runtime_dt; 7 int runtime_delays; 8 int runtime_mult; 9</pre>	N_MULT);
<pre>if (\$value\$plusargs("DT=%e", runtime_dt)) dt = runtime_dt; if (\$value\$plusargs("NUM_DELAYS=%d", runtime_delays)) NUM_DELAYS = runtime_del if (\$value\$plusargs("DELAY_MULT=%d", runtime_mult)) DELAY_DURATION_MULT = run 13</pre>	Lays; Read simv plusargs
<pre>14 -&gt; VIR_package::injected_clock; 15 for (int i = 1; i &lt;= NUM_DELAYS; i++) begin 16 fork 17 automatic int idx = i; 18 begin 19 if (idx &lt; 2) begin 20 #(dt * idx) -&gt; VIR_package::injected_clock; 21 end 22 else #(dt * (idx) * DELAY_DURATION_MULT) -&gt; VIR_package::injected_clock 23 end 24 join_none 25 end</pre>	Time event injection based on forked 'for loop' iterations
26 endtask	



# Case Study: 3-level synchronous boost converter with a 'flying' capacitor

Use case: match the reference

#### Example: 3-level boost converter with Cfly

```
\square \times
2025.06-Beta training (Workspace) - Untitled-1
   * SYNOPSYS CONFIDENTIAL
    *
    * This is an unpublished, proprietary work of Synopsys, Inc., and
                                                                  *
    * is fully protected under copyright and trade secret laws. You may *
    * not view, use, disclose, copy, or distribute this file or any
6
                                                                  \star
    * information contained herein except pursuant to a valid written
                                                                  *
    * license from Synopsys.
9
    10
   //3-level boost converter with a flying capacitor
11
   module boost_converter
12
13
      import VIR_package::*;
14
      import snps_msv_nettype_pkg::*;
15
16
          input realnet vin,
                                                                                 Header, and a target
17
          input
               bit
                         s1,
18
          input
                bit
                        s2,
                                                                                    sampling time
19
          input
                bit
                         s3,
          input bit
                         s4,
          output VIR_net vbst
      );
23
   parameter real ts = 1e-9; //sampling time target
                                                                             Synopsys Confidential Information
```

32

```
//Internal nets
   VIR_net n3, n1, n4, n5, gnd;
                                                                                            Internal nets, including
29
   //Ground driver
                                                                                                    ground
   VIR_struct qnd_dt = '{0.0,0.0,0.0};
   assign qnd = qnd_dt;
   //Convert input voltage real number into a VIR driver woth 1m0hm output impedance
   vcvsG v1 ( .out(n3), .control(vin), .control_0(vin), .r_out(0.001), .enable(1'b1) ]
                                                                                             Vsrc and serial input
                                                                                                   inductor
   //Input serial inductor
   inductor #(.l_val( 1.1e-6), .sampling_rate_s(ts)) l1 (n3, n1);
   //Switching circuitry with protection diodes
   tranif1D tg5 (n5, n1, s3);
   diode #(.Vth(0.7)) d5 ( n5, n1 );
41
   tranif1D tg6 (gnd, n5, s4);
   diode #(.Vth(0.7)) d6 ( gnd, n5 );
                                                                                            Switching circuitry and
                                                                                               protection diodes
   tranif1D tg4 (n1, n4, s2);
   diode #(.Vth(0.7)) d4 ( n1, n4 );
   tranif1D tq3 (n4, vbst, s1);
   diode #(.Vth(0.7)) d3 ( n4, vbst );
51
   //"Flying" capacitor
   capacitor #(.c_val(30e-6), .sampling_rate_s(ts), .ic(6.0)) Cfly (n4, n5);
                                                                                               'Flying' and output
                                                                                                   capacitors
   //Output capacitor
   capacitor #(.c_val(80e-6), .sampling_rate_s(ts), .ic(5.3)) Cout (vbst, gnd);
                                                                                         Sync psys Confidential Information
                                                                                                            © 2025 Synopsys, Inc.
```

33

46 47 48	tranif1D tg4 (n1, n4, s2); diode #(.Vth(0.7)) d4 ( n1, n4 );		
49 50 51	tranif1D tg3 (n4, vbst, s1); diode #(.Vth(0.7)) d3 ( n4, vbst );		
52 53 54	<pre>//"Flying" capacitor capacitor #(.c_val(30e-6), .sampling_rate_s(ts), .ic(6.0)) Cfly (n4, n5);</pre>		
55 56 57	<pre>//Output capacitor capacitor #(.c_val(80e-6), .sampling_rate_s(ts), .ic(5.3)) Cout (vbst, gnd);</pre>		
58 59 60 61 62 63	//Gshunt assign n1 = '{0.0, 0.0, 1e15}; assign n5 = '{0.0, 0.0, 1e15}; assign n4 = '{0.0, 0.0, 1e15};		Shunt resistance
64 65 66 67 68 69	<pre>//Dynamic read of internal values always begin     #(1ms);     pre_sampling(); //Inject a timestep before dumping out probed values     \$display("[%t]: Vin = %1.3e, Vfly = %1.3e, Vout = %1.3e, Iind = %1.3e, Ts = %1. e", \$realtime, n3.V, Cfly.id_t.V, vbst.V, l1.id_t.I, ts); end</pre>	۲ into ع	Dynamic reading of ernal nets with event injection
70 71	endmodule		

#### Example: 3-level boost converter with Cfly (FCBC)



Figure 2.12 Three-level boost converter switching sequence, (a) to (d) are the four phases of the switching sequence.

In phase II and phase IV, the charging and discharging loop of CFLY is denoted in blue. The arrow indicates the direction of the current flow. One thing to be noticed is that the switches involved in the charging and discharging loops are different. During charging, M1 and D1 are in the loop.

During discharging, M2 and D2 are in the loop. Also, phase IV has an output capacitor COUT in the loop as well. This extra path creates a longer loop, in other words, higher resistance and inductance for discharging CFLY. Although in an ideal situation, the charging and discharging process should be the same, in the actual implementation, all the above factors will exhibit some differences in the process of charging and discharging the CFLY respectively. This behavior is known as **flying capacitor unbalance**, and it imposes a challenge in designing the closed-loop controller for this topology. One of the control strategies for balancing the flying capacitor can be found in [40]. In this thesis, a manual adjustment on two PWM's duty cycle is performed to achieve a balanced charge on the flying capacitor.

Note: This example is using control phases different from what we have in the testcase. Variety of boost converter architectures is mind blowing, and I haven't been able to find a paper on the example that we've build for a customer. Nevertheless, all architectures are trying to overcome the same challenges.

#### 3-level boost: PrimeSim vs VIR\_package

Accuracy validation

- Ts = 10ns, Vmax = 1kV, max dl/dt (L): 0.1A/ns
- Manually assigned gshunt 1e-15



## 3-level boost: Synopsys' VIR\_net vs 3<sup>rd</sup> party UDN

Synopsys Ts=10ns VIR\_net – Synopsys Primitives – Synopsys

Customer X Ts=1ns UDN – 3<sup>rd</sup> party Primitives – Customer X



Non-overlapping time of control signals is 2ns; A current signal is inverted.

## 3-level boost converter with a flying capacitor

- Load: range of 5 Ohm up to 55 Ohm tested.
  - Bigger load reduces Vfly value, Vbst stays the same
- Tran time 3.5ms (stability tests performed on 30ms simulations)
- Vfly and Vbst IC = 6.0V
- Vin=12V
- Sampling point 3ms

Fs target	V(out)	dV(Cfly)	lind	<b>CPU time</b>
1Ghz	15.88	5.75	3.75	58.6s
100Mhz	15.83	5.56	4.01	8.3s
25Mhz	15.97	5.98	4.30	3.1s

• Validated modes: CCM, DCM, HiZ, including electrically correct but unwanted oscillations.

#### Runtime control of functional parameters

- Runtime control of functional parameters allows for an accuracy change during simulation or through plusargs.
- Support of plusargs enables an easy way to setup parametric sweep to find a sweet spot of accuracy/perf ratio.
- Since simv runs are independent, hundreds of parallel light-weight runs can be launched via LSF.

<pre>simv +GLOBAL_DT=4e-08</pre>	+NUM_DELAYS=5	+DELAY_MULT=500	# ==> VIR_res evals = 10M
<pre>simv +GLOBAL_DT=3e-08</pre>	+NUM_DELAYS=5	+DELAY_MULT=150	# ==> VIR_res evals = 13M
<pre>simv +GLOBAL_DT=2e-08</pre>	+NUM_DELAYS=7	+DELAY_MULT=500	# ==> VIR_res evals = 19M
<pre>simv +GLOBAL_DT=1e-08</pre>	+NUM_DELAYS=7	+DELAY_MULT=150	# ==> VIR_res evals = 31M
<pre>simv +GLOBAL_DT=5e-09</pre>	+NUM_DELAYS=3	+DELAY_MULT= 10	# ==> VIR_res evals = 54M
<pre>simv +GLOBAL_DT=4e-09</pre>	+NUM_DELAYS=3	+DELAY_MULT= 50	# ==> VIR_res evals = 67M
<pre>simv +GLOBAL_DT=3e-09</pre>	+NUM_DELAYS=3	+DELAY_MULT=100	# ==> VIR_res evals = 86M
<pre>simv +GLOBAL_DT=2e-09</pre>	+NUM_DELAYS=3	+DELAY_MULT=500	# ==> VIR_res evals = 127M
<pre>simv +GLOBAL_DT=1e-09</pre>	+NUM_DELAYS=7	+DELAY_MULT= 10	# ==> VIR_res evals = 248M

- For the given circuit, all sets of parameters listed above are giving correct simulation results (within defined accuracy criteria). It took
   ~10min of real time to get those parameters, but ~600 LSF jobs.
- VIR\_res number directly translates into a simulation performance of the VIR\_net-based network. If it's a standalone block-level simulation of the VIR\_net-based model, then VIR\_res evaluations directly translate into a walltime.

## SYNOPSYS®

# Case Study: Analog PLL Design

Ground-up functional APLL design in under 4 hours by a person never designed APLL before. Use case: shift-left in verification cycle

#### Background on the analog PLL and DMS primitives

- Necessary analog PLL components
  - Voltage-controlled oscillator
  - Divider
  - Phase Frequency Detector
  - Charge Pump
  - Low-Pass Filter

#### Available DMS components

- resistor
- capacitor
- inductor
- diode
- tranif1 (a switch)
- vcr
- VCVS





#### Part 1: Create a VCO, Step 1: Create an inverter

odule inverter	
<pre>import VIR_package::*;</pre>	Scoped import
<pre>import snps_msv_nettype_pkg::*;</pre>	Scoped import
(	
inout VIR_net in,	
inout VIR_net out,	Ports
inout VIR_net vdd,	
<pre>parameter real Cout = 0.5e-15; //~~typical output cap for 22nm inv</pre>	Deverseteve
<pre>parameter real m = 1;</pre>	Parameters
<b>DIT</b> enable; encire $\#(1nc)$ enchle = in $V < V$ th , and $V > 1$ ; 0;	Simple processing of \
assign #(ips) enable = in.v < vtn + gnd.v ? i : 0;	
<pre>tranif1D #(.Ron(100/m)) nmost (vdd, out, enable);</pre>	
<pre>tranif1D #(.Ron(100/m)) pmost (gnd, out, ~enable);</pre>	An inverter
<pre>capacitor #(.c_val(Cout)) C1 (out, gnd);</pre>	

#### Part 1: Create a VCO, Step 2: Create a ring of inverters, with VCR to vdd

	- • ×			
1	module ring_osc			
3	<pre>import snps_msv_nettype_pkg::*;</pre>		Scoped import	
4	input bit enable,			
6 7	<pre>inout VIR_net vdd, inout VIR_net gnd,</pre>		Ports	
8	output VIR_net out			
10				
11 12	VIR_net [5:0] stage_out; VIR_net [5:0] starved_vdd;		Internal nets	
13 14	real vctl = 1.0;			
15	<pre>vcvsD vcr1 (vdd, starved_vdd[1], 0.0, vctl);</pre>		Current 'starvation' using	
17	vcvsD vcr2 (vdd, starved_vdd[2], 0.0, vct1); vcvsD vcr3 (vdd, starved_vdd[3], 0.0, vct1);		vcvsD with variable	Ports: p, n, <b>V</b> ctl, <b>R</b> ctl
18 19	<pre>vcvsD vcr4 (vdd, starved_vdd[4], 0.0, vctl); vcvsD vcr5 (vdd, starved_vdd[5], 0.0, vctl);</pre>		output impedance	
20	$t_{\text{partial}}$ + (Part(10-3)) to to and (and stage out[5] compable):		Epoblo switch	
22	(Pani i D #(.Kon(ie-3)) tg_to_gnu (gnu, stage_oot[3], "enable),			
23 24	<pre>inverter #(.m(0.5)) stage1 (.in(stage_out[5]),.out(stage_out[1]),.vdd(starved_vdd[1]),.gnd(gnd)); inverter #(.m(0.5)) stage2 (.in(stage_out[1])out(stage_out[2])vdd(starved_vdd[2])gnd(gnd));</pre>			
25	<pre>inverter #(.m(0.5)) stage3 (.in(stage_out[2]),.out(stage_out[3]),.vdd(starved_vdd[3]),.gnd(gnd)); inverter #(.m(0.5)) stage3 (.in(stage_out[2]), out(stage_out[3]),.vdd(starved_vdd[3]),.gnd(gnd));</pre>		Actual ring oscillator	
26	<pre>inverter #(.m(0.5)) stage4 (.in(stage_out[5]),.out(stage_out[4]),.vdd(starved_vdd[4]),.gnd(gnd)); inverter #(.m(0.7)) stage5 (.in(stage_out[4]),.out(stage_out[5]),.vdd(starved_vdd[5]),.gnd(gnd));</pre>			
28 29	assign out = stage_out[5];			
30	andmodula			
51				
		1		

#### **Optimization notes**

- While structurally this current-starved VCO closely resembles an analog reference, it's not necessary to adhere to the reference.
- In this case, we can redesign an inverter module to have a variable resistance of an open 'channel', and control its resistance directly.
- This eliminates additional components, makes hierarchy more compact, and simulation faster.



#### Part 1: Create a VCO, Step 3: Control Vctl variable





Behavioral control statement for connecting an output of a charge pump to an internal variable that defines a variable resistance of current limiting resistors of a ring oscillator



#### Part 2: Generate digital modules



#### Part 2: Generate digital modules

- Just ask any of available modern LLMs to generate a divider module, and a classic PFD
  - Remind LLM to adhere to SV LRM rules and use a synthesizable subset of the language.
- 2 iterations with LLM



#### Part 3: Create a charge pump with a built-in LPF



## Part 3: Create a charge pump with a built-in LPF

Unti	tled (Workspace) - Untitled-5	- 🗆 X		
1	module charge_pump			
2	<pre>import VIR_package::*;</pre>	Sco	ned import	
5	<pre>import snps_msv_nettype_pkg::*;   (</pre>	000		J
5	input logic up.			1
6	input logic down,			
7	<pre>inout VIR_net vdd,</pre>		Ports	
8	inout VIR_net gnd,			
9 10	inout VIR_net out			J
11	parameter real Cout = 1e-9:			
12	parameter real m = 1;			
13				
14	//charge up -> vcr up -> cur down -> freq down	1	Currence atrice ale	a vertine et
15	<pre>tranif1D #(.Ron(100/m), .NUM_DELAYS(20), .DELAY_DURATION_MULI(500)) nmost (Vdd, out, tranif1D #( Ron(100/m) NUM_DELAYS(20)</pre>	down);	Symmetric cha	arging
17	(indified #(.kon(100/m), .kon_blekt(20), .blekt_bokktion_noti(300)) pmost (gnd, 00t,	0077		
18	<pre>capacitor #(.c_val(Cout), .sampling_rate_s(1e-12), .ic(0.25)) C1 (out, gnd);</pre>	Outpu	ut capacitor	
19		•		
20	VIR_net t1;	1	n and filter	
22	resistor #(.r_Val(1.2K), .sampling_rate_s(le-12)) KI (OUT, TI); capacitor #(.c.val(100n) sampling rate s(le-12) ic(0.65)) C2 (t1 grd):	LOW	pass filter	
23				
24	endmodule			

#### Verification and design cases that can be studied with this demo

- **Power-up sequence**: which blocks to enable first, do we need handshaking, do we need initial values for currents?
- VCO design: should we use ring VCO or LC VCO? Should we have programmable current source? Should we have trimming and in which way?
- **PFD and Divider blocks**: currently they are in RTL not power-aware(PA). How do we make them PA? Explicit supply ports, UPF, RNM model?
- What is APLL tuning potential? Currently Fout = 10Ghz, can we test tuning range?
- Are our abstraction models precise enough to validate VDD noise influence on a process of achieving a lock state?
- Can we replace analog LPF with digital LPF? How?
- Essentially, most of system design and AMS verification methodology related questions can be asked and answered(!) using only SystemVerilog, potentially months ahead of delivery of actual analog blocks.

## **SYNOPSYS**<sup>®</sup>

## Where is the speed-up coming from?

#### Runtime speed-up per netlist format

- SPF / DSPF (post-layout extracted)
- Spice
- Verilog-A
- Verilog-AMS
- SystemVerilog structural electrical modeling
- SystemVerilog signal flow model
- SystemVerilog GLN
- SystemVerilog RTL



VIR\_net is faster than Spice similarly how Spice is faster than DSPF – by abstracting out a lot of functionally irrelevant components considering a required accuracy as an optimization target. For example, a PVT-stable programmable CMOS current source can consist of hundreds of CMOS transistors + thousands of parasitic components, whereas in VIR\_net it's just one primitive – vccs.

#### Design-time speed-up

- A process of creating a structural VIR\_net-based model is very similar to a process of migrating the same design from one PDK to another.
- It can be easily and quickly implemented by a digital verification or analog design engineer with a brief support from each other.
- Support of runtime tuning of simulation parameters allows to run excessive parametric sweeps to get the model which is fast and accurate.
  - Including parameters of the simulation engine, and parameters of used analog primitives (capacitance, inductance, open-channel resistance, etc)



# Future-proof methodology

Easy to extend



## Highlights of Synopsys' VIR\_package offering

#### • Extendable architecture

- User-friendly module's code
- Class-based equation definition (Backward Euler)
- Class-based event scheduling
- Structural awareness (beta)

- Optimized for elaboration and simulation performance
  - Parallel compile, elaborate
  - Multi-core simulation
  - High performance resolution function
  - Fine-grained event control
  - Runtime and file-based save/restore of VIR network
  - Most of functional parameters can be controlled during runtime or through plusargs.

- Global dynamic timestep control
  - Flexible time-step control for optimized simulation precision and stability
  - Time event injection for probing/sampling
  - Non-VIR drivers contribute to timestep selection
  - Period-based recalculation
  - Runtime control of sampling period

- Stability tweaks
  - Handles big step changes of input signals
  - Works with ideal switches and linearized models



## Key Takeaways



#### Why choose structural modeling with VIR\_net over signal-flow models?

Domain	Criteria	VIR_net	Signal flow
	Analog Design expertise (creation)	C Baseline knowledge	To implement specific electrical properties of a circuit, it's a must to know what it is supposed to do
Expertise	SystemVerilog expertise (creation)	C Baseline syntax knowledge	For high performance models, advanced verification concepts of SystemVerilog are a must
	Easy to understand (reuse)	😊 Yes	😐 No, often internal logic is not trivial
	Accuracy of a voltage-mode waveform	😊 High	C High
Accuracy	Can model currents within a system	😊 Yes	ee Partially
	Built-in support for power nodes noise	😋 Yes	😐 No
	Ease of implementation	😊 High	😐 Low
Design time	Speed of implementation	😐 Mid	😐 Low
Design time	Proof of correctness	Correct by structure	e Model validation
	Validation required	🙂 Yes, of simulation parameters	Yes, of the core functionality
Simulation time	Simulation speed	😊 High	😊 High
	Performance tuning potential	😊 High	😊 High

#### Summary

- VIR\_net modeling framework is, in essence, a PWL analog simulator written in SystemVerilog.
- A significant turn-around-time gain for a complete verification cycle is achieved by:
  - Lowering an expertise bar of modeling for creation and reuse
  - Offering high accuracy correct electrical responses out-of-the-box
  - Lowering model validation requirements
- VIR\_net is a 2<sup>nd</sup> generation of electrical modeling framework by Synopsys, and is in production since VCS 2025.06
  - Including VIR\_package, set of analog primitives, and an extensive library of examples

# **SYNOPSYS**<sup>®</sup>

# Thank you