


# Pre-silicon Identification of Security Vulnerabilities

Doug Carson, Solution Expert  
[doug.carson@keysight.com](mailto:doug.carson@keysight.com)

Verification Futures 1/7/2025

Innovators  
▶ start here

# Secure Devices and Semiconductors



## Semiconductor Development

- Secure enclaves in ICs
- Assure cryptography silicon
- Protect foundry supply chain
- Protect sensitive IP



## Aerospace and Defense

- Prevent reverse engineering
- Identify supply chain threats
- Secure communications
- Chain of trust in systems



## Commercial Communications

- ORAN radio security
- GSMA eSIM security
- Digital wallets on devices
- Secure boot in network equipment and IoT devices



## Data Center


- Trusted platform modules
- OCP SAFE certification
- Full lifecycle protection of cryptographic material
- Secure AI models from theft and tampering

# Industry View on Semiconductor Challenges



## Globalization

Supply Chain Security  
Securing the lifecycle  
System security




## Packaging

Side channels  
Complexity  
Chiplets & mixed signal




## Scaling Up


Secure by design feasibility  
Skills shortage  
AL and ML



# Exploiting Hardware Vulnerabilities



# How is Hardware Hacked?



# Pre-silicon Opportunities to Break the Hardware Security Kill Chain

“To know your enemy, you must become your enemy” – Sun Tzu




## DISCOVER SIDE CHANNELS

**Power leakage**

**Timing leakage**

**Electromagnetic leakage**

Over the air leakage



## IDENTIFY FAULT INJECTION POINTS

Power crowbar glitches

Clocking glitches

Laser fault injection


EM pulse injection



## ASSESS VULNERABILITIES

**Automated signal acquisition and analysis**

**Cryptographic test vector leakage assessment**




## CERTIFY SYSTEM

Assure compliance to industry protection profiles

Traceability of 3<sup>rd</sup> party devices and subsystems

# Pre-Silicon Analysis

Finding leakage at chip design



# Simulation types



## RTL simulation (signal analysis)

- Fast
- Easy to find root cause
- No gate delays



## Netlist simulation (signal analysis)

- With/without gate delays
- Specific to cell library
- More realistic



## Xilinx netlist simulation (signal analysis)

- With/without gate delays
- Specific to FPGA type
- More realistic
- No power simulation possible




## Power analysis

- Slow
- Even more realistic


# GLITCHES IN RTL SIMULATION

Snippet from VCD file



(C) KEYSIGHT TECHNOLOGIES

# TEST CONFIGURATION




Model (per signal)

Toggle or not	0	1	0	1	1	0	1	1	0	1	1	0	0	1	0	1
Toggle count	0	1	0	2	1	0	1	4	0	8	3	0	0	1	0	1

# Analysis using Inspector – Initial Revision

FPGA netlist simulation (including delays)




# Testing the mitigated design

# Countermeasures

[https://opentitan.org/book/doc/security/implementation\\_guidelines/hardware/index.html#general-module-level-design-guidance](https://opentitan.org/book/doc/security/implementation_guidelines/hardware/index.html#general-module-level-design-guidance)


- 32-bit wide datapaths
- Constant time crypto operations
- Blinding and masking of intermediate values
- Increase Hamming weight on state representation
- ECC or dual rail on critical transfers
- Randomness using LFSFs
- Glitch detector circuits




# Comparison of Leakage Before and After Testing

Before (left) vs after (right)

Toggle-or-not histogram  
non-zero 757843 stats over 2001 vectors






Toggle-or-not histogram  
non-zero 4641957 stats over 2001 vectors



# Correlation with physical measurements


Most leaky signals from simulation

Measurements from FPGA



# Keysight Hardware Security Solution Stack

Typical Customer Journey



Training & Education Services

Internal Development





Certification Services

Security Classified Engineering



Assessment Services

Proprietary or Legacy Software




Inspector Orchestration & Automation

Existing Lab Assets



Digitizers  
Waveform Generators



Hardware Attack Test Fixtures Accessories

Device Under Test

# Summary

Device security is a **real** and growing **threat** impacting semiconductors, AD systems, communications and data centres

Identify **power** and **timing** vulnerabilities in simulation to predict **side-channel leakage** at **gate level**.

Kill chain is survey, break-in, reverse engineering and **scalable effect**. Break it by **shifting left**

Employ **countermeasures** or check with your IP provider.