

# Deploying AI in DV for Smarter and Faster IP Verification

Mike Bartley, CEO, Alpinum Consulting | Arjumand Yaqoob, Staff Engineer, Qualcomm





• Al is set to play a key role in optimizing the traditional design verification flows and challenges. Providing a faster and smarter platform to deploy and use in design verification while verifying designs of different complexities. We will be presenting our proposed AI model and strategy. And will apply that to generate a verification environment and Test Bench for an IP design to prove rapid prototyping and efficient verification of designs.



# Outline

- Al Strategy
- UVM Test Bench Generation
- Results and Analysis
- Al Strategy Model & Techniques
- Al Strategy Features Implemented
- Conclusion
- Reference
- Questions



#### Al Strategy – Inputs

• Test generation, model is trained through various ML techniques



• Test direction the model is trained to direct something else to generate the tests, parameterizing constraint random test generation



• Test selection is based on choosing tests from pre-generated tests on which model is tuned to optimize the selection based on optimization, filtering and prioritizing



### AI – Strategy Coverage Directed Feedback



- Model receive feedback based on coverage score
- Approach based on supervised learning for coverage directed tests selection with novelty driven learn and identify stimulus different from previous
- Biases tests with higher probability of coverage and prioritize those
- Improving coverage and failure prediction
- All assisted method for coverage feedback selection
- Training set , constraints extractions to assign weights on test scenarios
- Training data optimized the tests selection with higher coverage score



# Tool 5: UVM TB Automation with Python scripts



#### Input

• User should provide **Design**, **Interface**, **Config (optional)**, **Memory (optional)** files.

#### **Backend System**

- The UVM standard code will be saved in **python script**.
- Python script will extract signals from design and interface files.
- By utilizing the extracted signals, the test bench components gets created.

#### Output

• The UVM testbench components in **System Verilog** format will get saved.

Examples

• FIFO

- Single Port RAM
- Dual Port RAM
- AXI....



Al for Config files, ML for parameter optimization



#### UVM Test Bench Generation – Inputs Detail

- Design I/O, Interface: Design I/O Top level design I/O and Interface read from a .SV file
- **Reading Configuration Files:** Configuration files specify additional details and information which guides the python script to customize the generated components. Configs are specified in a text file
  - Prio, used to provide read and write operation priorities
  - Memory initialization
  - Reset
  - Sequencer info
  - Total number of write/read transactions
  - Chip select
  - Test extension
  - Total number of test extension
  - Interface randomization
  - Resource pool
  - Parameterization
  - Control signals for driver, monitor and scoreboards

# Control signal for read operation driver read operation control signal: oe # All signals to drive in read operation driver read signals: From interface= data, To seq item= data # All signals to drive them outside write and read operation drive signals outside read and write: From seq item= we, To interface= we; From seq item= oe, To interface= oe; From seq item= addr, To interface= addr # MONITOR SIGNALS AND INPUTS # Control signal for write operation monitor write operation control signal: we # All signals to collect for write operation monitor write collection signals: From interface= addr, To collect port= addr; From interface= data, To collect port= data # Control signal for write operation monitor read operation control signal: oe # All signals to collect for read operation monitor read collection signals: From interface= addr, To collect port= addr; From interface= data, To collect port= data # All signals to collect outside write and read operation collect signals outside read and write: From interface= we, To collect port= we; From interface= oe, To collect port= oe # SCOREBOARD SIGNALS AND INPUTS # Conditional signal to write expected data into the memory write condition: tr.we # "If Condition" body to write expected data into the memory exp\_data\_write\_expression\_if: exp\_mem[tr.addr] = tr.data; # "Else Condition" body if not able to write expected data into the memory exp\_data\_write\_expression\_else: exp\_mem[tr.addr] = tr.data; # Conditional signals to write actual data into the memory read condition: tr.we == 0 && tr.oe # Retrieval of expected data from memory based on the address exp\_tr\_assignment: exp\_tr = exp\_mem[act\_tr\_addr]; # Compare the actual data with the expected data comparison expression: act tr.data == exp tr

# SEQUENCE ITEM SIGNALS AND INPUTS # Sequence item transaction control signals sequence item transaction control signals: addr, we, oe, data\_\_\_\_\_\_\_



#### **UVM Test Bench Generation - Output**

- UVM TB is generated using the Python Script model
- Complete UVM Verification environment is generated which including sequences and tests
- > UVM TB overview for an SPRAM design

	memory_init	Text Document
$\square$	SPRAM_driver.sv	SV File
$\square$	SPRAM_env.sv	SV File
	SPRAM_monitor.sv	SV File
0	SPRAM_pkg.sv	SV File
$\square$	SPRAM_random_sequence.sv	SV File
$\square$	SPRAM_read_agent.sv	SV File
$\square$	SPRAM_read_sequence.sv	SV File
$\square$	SPRAM_scoreboard.sv	SV File
$\square$	SPRAM_seq_item.sv	SV File
$\square$	SPRAM_sequencer.sv	SV File
$\square$	SPRAM_test.sv	SV File
$\square$	SPRAM_top.sv	SV File
$\square$	SPRAM_virtual_sequence.sv	SV File
$\square$	SPRAM_write_agent.sv	SV File
$\square$	SPRAM_write_sequence.sv	SV File



#### **UVM Test Bench Generation**



EXPLORER ··· 4	🔅 SPRAM_sequence.sv 🔅 SPRAM_top.sv 💿 🏟 SPRAM_driver.sv 🔅 SPRAM_monitor.sv X 💀 🕸 SPRAM_top.sv 💿 🌞 SPRAM_agent_passive.sv X 🌞 SPRAM_seq_item.sv	
∽теѕт []+ []= ひ@	SPRAM_monitor.sv     PRAM_agent_passive.sv	
<ul> <li>▼ TEST</li> <li>FIFO_agent_passive.sv</li> <li>Ø FIFO_agent.sv</li> <li>Ø FIFO_driver.sv</li> <li>Ø FIFO_driver.sv</li> <li>Ø FIFO_environment.sv</li> <li>Ø FIFO_pkg.sv</li> <li>Ø FIFO_pkg.sv</li> <li>Ø FIFO_sequence.sv</li> <li>Ø FIFO_sequence.sv</li> <li>Ø FIFO_test.sv</li> <li>Ø FIFO_test.sv</li> <li>Ø FIFO_top.sv</li> <li>Ø input_filepaths.txt</li> <li>Ø new_uvm_for_two_files.py</li> <li>Ø new_uvm_org.py</li> <li>Ø SPRAM_agent_active.sv</li> <li>Ø SPRAM_environment.sv</li> <li>Ø SPRAM_monitor.sv</li> </ul>	<pre> SPRAM_monitor.sv  class SPRAM_monitor extends uvm_monitor; class SPRAM_monitor extends uvm_monitor; class SPRAM_monitor extends uvm_monitor; class SPRAM_monitor mon;  uvm_component_utils(SPRAM_seq_item) analysis_port; // virtual interface handle virtual interface handle virtual interface handle super.new(name, parent); super.new(name, parent); collect_port = new(); analysis_port = new("analysis_port", this); endfunction :new  Super.houid phase(phase); if (luvm_config_db4(virtual input_if)::get(this, "", "myvinf 'uvm_fatal("No myvinf ", "virtual interface not found") analysis_port=new("analysis_port", this); collect_port=SPRAM_seq_item::type_id::create("collect_port", collect_port=SPRAM_seq</pre>	
SPRAM_pkg.sv		
SPRAM_seq_item.sv	27 virtual task run nhase(uvm nhase nhase):	
<ul> <li>SPRAM_sequence.sv</li> <li>SPRAM_sequencer.sv</li> <li>SPRAM_test.sv</li> <li>SPRAM_top.sv</li> <li>SPRAM_virtual_sequenc</li> <li>template.py</li> <li>OUTLINE</li> <li>TIMELINE</li> </ul>	PROBLEMS       OUTPUT       DEBUG CONSOLE       TERMINAL       PORTS       COMMENTS         []       Image: Constrol_signal: oe       Image: Components for SPRAM design have been generated successfully.       Image: Constrol_signal: oe       Image: Constrol_signal: oe         UVM test bench components for SPRAM design have been generated successfully.       Image: Constrol_signal: oe       Image: Constrol_signal: oe       Image: Constrol_signal: oe	×

# Tool 5: : UVM TB Automation - Benefits

- ~90% time reduction in the efforts needed for UVM TB generation
- Higher accuracy
- Consistent process
- Less chance of human errors

# Tool 5: UVM TB Automation - Challenges

• New designs may bring unseen challenges

# Tool 5: UVM TB Automation - Roadmap

- Al to generate a config file
- Generated TB is entirely controlled by parameters
- Use of AI to optimise parameters
- Switch between different output formats, including Python VUM/CoCoTB, VHDL OSVVM



- Objectives
  - Increase verification efficiency
  - Improve test coverage, bug detection, and debug time
  - Enable intelligent automation in verification using AI/ML
- ML Techniques and Models
  - Supervised Learning:
  - Learn from input-output pairs (e.g., failure patterns)
  - Unsupervised Learning
  - Discover patterns and anomalies in test data
  - Reinforcement Learning
  - Optimize test sequences via reward feedback





- AI Enhanced Verification Pipeline
  - Input: Test & Random Data  $\rightarrow$  ML Model
  - Predict Failures & Coverage Bins
  - Guide Test Generation, Direction, and Selection
  - Run Simulations
  - Feedback Loop: Update Knowledge Base / Generate New Tests
- Training Methodologies
  - Offline Training:
    - Use historical regression data for initial training
  - Online Training:
    - Incrementally update model after each simulation run
  - Hybrid Training:
    - Bootstrap with offline data, continuously improve online



- Advanced Techniques
  - NLP: Automatic spec extraction & assertion generation
  - Smart Regression: Nearest neighbor algorithm for test reuse
  - GNN: Predict connectivity weights in complex designs
  - Al-driven bug & coverage exposure using adaptive test strategies
- Inputs and Model Training Data
  - Input Layer: Test & Random Stimuli
  - Output Layer: Coverage Bins, Failure Signatures
  - Training Data: Regression logs, connectivity graphs
  - Use for predictive modeling and verification decision-making



- Debug Automation
  - Bug isolation using Al-driven pattern recognition
  - Failure triage with historical signature matching
  - Clustering and root cause prediction using ML models

ALPINUM CONSULTING

- Key Features: AI models are set to power up and being used to
  - Power Test optimization
  - Bug predictions & Root cause analysis
  - Post Silicon validation (Detecting Hw anomalies for faster TTM)
  - All assisted formal verification techniques to develop properties for formal engines
- Challenges: Several challenges are also associated with this
  - Model explainability
  - Scalability
  - Integration with legacy system
  - Verification of AI HW

### AI Model – Features Implemented



- UVM TB Automation Input Configuration and Parameter Optimisation
  - Al and ML techniques to infer and generate the required configurations from a design
- This enhanced AI strategy based on an ML model helped create the complete ECO system for the Verification Environment
- Enhancement to the current AI strategy and model can be added based on more advanced ML techniques that can add value in several ways
  - Bug isolation
  - Test plan creation
  - Bug prediction and root cause analysis
  - Creation of a high-level Reference model from design I/O and design files to be used in scoreboards
  - Constraint optimisation to generate different constraints dynamically
  - Debugging and Triaging





- We are Set to reduce manual time and efforts in TB implementations and building verification environment
- The proposed model and infrastructure can be augmented with more AI assisted tools to generate TB features i.e. Assertions
- > Al engine is used for feature extraction and coverage tunning
- > Automation is used for generate TB, UVCs , sequences and tests
- This model can be further extended to fine tune using Machine Learning based on the analysis of following data
  - Simulation results
  - Debug data
  - Regressions data





[1] Bartley, M., Soni, M., C Tessolve (2024) . AI strategy for DV Flow & TB AI Tool. <u>https://www.tessolve.com</u>