# **Verification Futures** Conference

**Austin Marriott South** 

**Thursday 14 September 2023** 

## Sponsored by







#### **Participating Companies**












**Media Sponsor** 



# TESSOLVE A HERO ELECTRONIX VENTURE

# Engineering Tomorrow's Solutions

Your Capable Partner Today



#### Robust Infrastructure

Test Floor | Reliability & STPI Smart Lab



#### **Expert Engineering Team**


90% Technical Staff



#### Quality Processes

Upto 30% Cycle Time Reduction





ARM, RISC-V Subsystem and Analog Block Development



5G and High Frequency RF Solutions



High Performance Compute Solution



Automotive Compliance Solution

## Let's Talk About Engineering New Possibilities



## Agenda (AM)

08:30	Arrival: Breakfast and Networking		
09:25	Welcome: Mike Bartley, Tessolve Semiconductor Ltd		
09:30	<b>Keynote Speakers</b> Vivek Vedula, ARM Ltd		
10:15	User Top Verification Challenges		
	10:15 Alex Duhovich, Ericsson		
10:30	Bahadir Erimli, Cadence Design Systems		
11:00	Refreshments and Networking		
11.30	Multi-Track Session		
	Track 1 - User Presentations on Formal Verification [Lonestar Ballroom - Salon A+B]		
	11:30 Mike Bartley, Tessolve Semiconductor Ltd		
	11:40 Divyang Agrawal, Tenstorrent, Inc		
	12:10 Suneil Mohan, Intel Corporation		
	Track 2 - Training Session 1 [Lonestar Ballroom – Salon C]		
	11:30 Doug Smith, Doulos		
	Track 3 - UVM for AMS Verification [Lonestar Ballroom – Salon D]		
	11:30 Peter Grove & Steven Holloway Renesas Remote Presentation		


**Lunch and Networking** 

12:30

## Agenda (PM)

13:30	Larry Lapides (Imperas Software Ltd.)		
14:00	Adnan Hamid (Breker Verification Systems)		
14:20	Balram Naik Meghavath (Broadcom Ltd)		
14:40	Hemendra Talesara (Bitstar Technologies)		
15:00	Refreshments and Networking		
15:30	Multi-Track Session		
	Track 1 – Latest Topics in Verificati	on [Lonestar Ballroom – Salon A+B]	
	15:30 Aditya Devarakonda, NXP Semiconductor		
	15:50 Bill Tiffany, SigmaSense LLC		
	16:10 Benjamin Delsol, UVMGEN		
	Track 2 - Training Session 2	[Lonestar Ballroom – Salon C]	
	15:30 Doug Smith, Doulos		
	Track 3 – VHDL Verification	[Lonestar Ballroom – Salon D]	
	15:30 Jim Lewis, SynthWorks Design Inc		
16:30	Event Closes		

## **Floor Plan**



## Mike Bartley

# **Tessolve Semiconductor Ltd**Senior Vice President – VLSI Design

#### Welcome Message

#### **Biography**

Dr Mike Bartley has over 30 years of experience in software testing and hardware verification. He has built and managed state-of-the-art test and verification teams inside a number of companies (including STMicroelectronics, Infineon, Panasonic and start-up ClearSpeed) and also advised a number of companies on organisational verification strategies (ARM, NXP and multiple start-ups).

Mike successfully founded and grew a software test and hardware verification services company to 450+ engineers globally, delivering services and solutions to over 50+ clients in a wide range of technologies and industries. The company was acquired by Tessolve semiconductors, a global company with 3000+ employees supporting clients in VLSI, silicon test and qualification, PCB and embedded product development in multiple vertical industries.

Mike has a PhD in Mathematics (Bristol University), and 8 MSc's in various subjects including management, software engineering, computer security robotics and AI. He is currently studying (remotely) for an MSc in Blockchain and Digital Currency at the University of Nicosia, Cypress

Tessolve would like to thank the sponsors and participants of the 2023 Verification Futures Conference



## Vivek Vedula

#### **Arm Ltd**

**Technical Director** 

# Safety and Security challenges in hardware IP development

#### Keynote Speaker

#### **Abstract**

Ensuring the trustworthiness in computing is increasingly becoming a challenge in the interconnected world relying on electronic systems. Security and safety provide assurance that these systems are resilient to malicious attacks and malfunctioning components, respectively. Given the diverse and rapidly evolving market demands, the requirements for both new features and performance significantly increases the probability of security- and safety-related design flaws to remain undetected. This talk will describe the challenges during IP development in efficient identification of relevant risks, and their effective mitigation for safe and secure computing.

#### **Biography**

Vivek Vedula leads the SDL methodology architecture and development for hardware IPs at Arm. Prior to this, he held several roles at Intel, NXP and Oracle Labs spanning the areas of formal verification, post-silicon validation and HW-SW co-verification. Vivek holds a PhD degree in Electrical and Computer Engineering from the University of Texas at Austin.

Slides will be shared during presentation.



## Alex Duhovich

#### **Ericsson**

PEU Silicon - IP Verification Methodology Lead

# Ericsson's Challenges of IP Development and Verification for Products with a Long Shelf Life

#### Challenge Paper

#### **Abstract**

Ericsson develops ASICs for radios which have a long shelf life and an even longer life cycle. It's hard to have IP roadmaps with on-time requirements to allow for IP-centric planning and execution. This presentation will outline some of the challenges Ericsson IP teams have been facing in their quest to IP driven in a product driven market.

#### **Biography**

- 20+ years of ASIC/SoC design and verification experience
- BSEE from Drexel University, MEEE from University of Maryland College Park
- Most of career spent in the telecommunications industry
- Started at Ericsson in 2017
- Methodology lead since 2021





About myself

- 20+ Years, mainly in Telecommunications Industry (Hughes, Ericsson)
- Bachelor's in EE from Drexel in 2000
- Master's in EE from University of Maryland College Park in 2015
- Started in IP verification -> Team Lead -> Verification Methodology Lead
   Email: alexei.duhovich@ericsson.com
- LinkedIn: https://www.linkedin.com/in/aduhovich/





## Solutions take many form factors











Product
Centric
Development

Difficult to deliver to multiple projects at once

Product lives of ~10 years

Customer expects longevity

Products are overdesigned to support future standards

Cannot iterate on fixes between generations. Must be right the first time.



Design complexity increases exponentially

Workforce cannot keep up

Constrained-random verification doesn't scale

Most time spent on debug and coverage closure: These are hard to predict.

Power and Security are becoming extremely important

# Architecture mindset shift: IP Roadmaps with forward looking requirements Methodology and process update for feature-based, agile development Reuse and feature superset mentality for design and verification Infrastructure update to support this way of working





## **Bahadir Erimli**

#### **Cadence Design Systems**

Group Director – Verification Application Engineering

**Engines, Logistics and AI** 

#### **Platinum Sponsor**


#### **Abstract**


As the verification problem continues to grow, the key metric that many verification teams must closely consider is "Total Verification Throughput." While verification engines like simulation, formal, emulation and so on have a key part to play in total verification throughput, additional concepts like verification logistics and the utilization of AI can have significant impact and potentially benefit as well. This presentation will introduce the concept of verification logistics and how AI is, and will be, applied.


#### **Biography**


Bahadir Erimli is a member of the Cadence Worldwide Field Operations team where, as a Group Director he leads the Verification Applications Engineering team primarily in California including Silicon Valley. Before joining Cadence nearly 12 years ago, Bahadir held a number of senior engineering positions at consume and biotech semiconductor companies. Bahadir is based in San Diego, and holds a Bachelor's degree in Electrical Engineer from Middle East Technical University in Turkey, as well as advanced degrees in electrical engineer from Caltech.


































































# Thank You



## **Track Session**

# User Presentations Lonestar Ballroom – Salon A+B

#### **FLOOR PLAN**



We would be grateful if you could move to the track session as quickly as possible.

## Mike Bartley

## Tessolve Semiconductor Limited Senior Vice President - VLSI

10 years of Verification Challenges


#### **User Paper**


#### **Abstract**

Verification Futures has been running for more than 10 years and in that time more than 25 verification managers have given their views on their main challenges in verification. This talk will summarise those challenges and the main solutions organisations have put in place.









## **Divyang Agrawal**

#### Tenstorrent, Inc

Sr. Director, RISCV Cores

#### **RISCV CPU Verification - Opportunities and Challenges**

#### **User Paper**

#### **Abstract**

The highly configurable nature of RISCV ISA makes it uniquely suited for a hierarchical verification methodology covering both architectural and microarchitectural complexity. This technical talk will focus on how Tenstorrent leveraged on the lessons from x86 and ARM to build a modular and scalable CPU verification framework. It will also preview how design complexity has to be tackled looking at silicon as a starting point. And ultimately why robust open source RISCV verification collateral is essential for broader adoption of the ISA from microcontrollers to high performance datacenter class products

#### **Biography**

Divyang Agrawal is a Senior Director at Tenstorrent where he works on RISCV Cores focusing on design verification, emulation, architectural tools and methodologies. He has previously worked on x86 and ARM architectures. Prior to Tenstorrent, Divyang worked at AMD where he held leadership roles within AMD's CPU Cores team working on several generations of high-performance cores. He also led the CPU Power Management IPs and Silicon Validation for all AMD cores. Divyang has a BTech in EE from Nagpur, India and an MBA from University of California at Berkeley

Slides will be shared during presentation



## Suneil Mohan

# **Intel Corporation**SOC Design Engineer

#### **Validation of Hybrid Architectures**

#### **User Paper**

#### **Abstract**

Intel's 12<sup>th</sup> generation processors (code named Alderlake) introduced a new asymmetrical design that combines a mix of Performance Cores (P-cores) and Efficient Cores (E-cores), delivering scalable, efficient, multi-threaded performance in a single package. The validation challenge for this asymmetrical design spanned both Pre Silicon and Post Silicon phases. To meet the challenge of validating thoroughly the new asymmetrical design, our validation methodology had to be overhauled; this ranged from updating existing test generators all the way to developing new testing methodologies. In this presentation, we will cover key aspects of our asymmetrical design validation methodology in both Pre and Post Silicon phases, the strategies we adopted and the challenges that we had to overcome.

#### **Biography**

Dr. Suneil Mohan received his BE from Anna University in India in 2006 and PhD from Texas A&M University in 2012. He is a senior validation engineer in the Intel E-core team with deep expertise in both Emulation and Post silicon validation. He is currently the Post Silicon debug lead for the E-core team. He has worked on multiple generations of the E-core product line including those that are part of the most recent 13<sup>th</sup> Generation Intel® Core™ processors. In addition, he has experience working on the ISO26262 standard.





#### Agenda


- Introduction to Intel Hybrid architecture
- Pre-Silicon challenges and solutions
- Post Silicon functional validation methodologies
- OS Based Verification
- Functional Validation Sign Off








#### Intel Performance Hybrid Architecture Designed to deliver efficient high-compute performance in a large dynamic power and performance range Efficient-cores Performance-cores • Smaller, with multiple E-cores fitting into the physical space of one P-core. • Larger, high-performance cores designed for speed while maintaining efficiency. • Designed to maximize CPU efficiency, Tuned for high IPC (instructions per cycle) and high turbo frequencies. measured as performance-per-watt. • Ideal for scalable, multi-threaded performance. Does not support hyper-threading • Supports hyper-threading

#### Pre-Silicon Verification · 3-prong approach Each CPU team performs dedicated IP validation (Simulation, Emulation & FPGA environments) • SoC validation team performs IntegrationHybrid Validation · Periodic, Consistent check-ins between each Core and the SoC intel.









# OS Based Verification What if Synthetic Workloads are not stressful enough? 1. Analyzed Open-Source OS scheduler • External Software may have corner source code for task switching case behaviors that are not always 2. Ran Task Switching OS Scheduler code modelled. on the combined microcode simulator • External Software may do things that model to understand the behavior are not completely to 'spec' 3. Built a randomized OS task switcher for • Need to see how random task Post Silicon validation switching might behave intel. Functional Validation Sign off Pre-Silicon Post Silicon Pass rates for synthetic test content. Acceptable pass rates for synthetic test content · All failures accounted for, All failures accounted for, understood and dispositioned understood and dispositioned • Coverage data analysis complete. Power and Performance data • Power and Perf data collected, meeting projections analyzed and within expected • 100% pass rate for the OS task ranges. switching tests. • Thread Director working as expected References and Additional Resources [1] E. Rotem et al., "Intel Alder Lake CPU Architectures," in IEEE Micro, vol. 42, no. 3, pp. 13-19, 1 May-June 2022, doi: 10.1109/MM.2022.3164338. [2] How 13th Gen Intel® Core™ Processors Work: https://www.intel.com/content/www/us/en/gaming/resources/how-hybrid-design-works.html S. Khushu and W. Gomes, "Lakefield: Hybrid cores in 3D Package," 2019 IEEE Hot Chips 31 Symposium (HCS), Cupertino, CA, USA, 2019, pp. 1-20, doi: 10.1109/HOTCHIPS.2019.8875641 Lakefield W. Gomes, S. Morgan, B. Phelps, T. Wilson and E. Hallnor, "Meteor Lake and Arrow Lake Intel Next-Gen 3D Client Architecture Platform with Foveros," 2022 IEEE Hot Chips 34 Symposium (HCS), Cupertino, CA, USA, 2022, pp. 1-40, doi: 10.1109/HCS56986.2022.9985532 Meteor Lake "I've never had so much fun - intel development center deep dive," YouTube, 25-May-2022. [Online]. Available: https://youtu.be/BtFdraQWVtM [Accessed: 16-Jul-2023] Intel Validation Lab Intel 12th Gen Validation "I saved the best for Last - Intel Design Center Development Motherboard," YouTube, 06-Jul-2022. [Online]. Available: https://youtu.be/pyVZ05SO0Ic [Accessed: 16-Jul-2023] Q & A


intel.



# **Track Session**

# Training Session - 1 **Lonestar Ballroom – Salon C**

### **FLOOR PLAN**



We would be grateful if you could move to the track session as quickly as possible.

# **Notes**

# **Doug Smith**

## **Doulos**

Engineer / Instructor

# What Can Formal Do For Me?

# **Gold Sponsor**

### **Abstract**

We know formal can prove things, but where do we apply it? Did you know you can use formal to generate simulation testbenches for covering coverage holes or have it visualize your design without writing a single line of testbench code? Formal can be used for identifying metastability, X propagation, fault propagation and detection, equivalence, and so much more. In this tutorial session, we'll have a look at the many ways formal helps out your design verification process.

### **Biography**

Doug Smith is a verification engineer and instructor for Doulos based in the Austin Texas area with expertise in UVM and formal technologies. He has been using formal technology for several decades, performing formal verification on many kinds of designs and formal applications. Likewise, he has provided formal application support at both Jasper and Mentor/Siemens EDA. At Mentor/Siemens EDA, he served as a formal specialist and verification consultant, where he provided both formal consulting and developed an automotive functional safety formal app for performing formal fault campaigns. At Doulos, he delivers training in verification methodologies like UVM, SystemVerilog, and formal technology.

Doug holds a masters degree in Computer Engineering from the University of Cincinnati and a bachelors degree in Physics and Biology from Northern Kentucky University. Currently, he resides in Paige Texas with his wife and family on a small farm where he raises bees, cows, horses, chickens, and pigs and loves driving a tractor.





# **ESL & Verification Methodology**

- » SystemVerilog » UVM
- » SystemC » TLM-2.0 » Formal

# Hardware Design (ASIC / FPGA)

- » VHDL » Verilog » SystemVerilog
- » Tcl » AMD » Intel FPGA

# **Arm & Embedded Design**

- » Arm Cortex A/R/M Series » C » C++
- » RTOS » Linux » Yocto » Security

# Al & Deep Learning

- » Edge AI » Deep Learning
- » Python





# **Practice – Share – Learn**


Simulate your hardware description code in a web browser for free


Call +1-888-GO-DOULOS to discuss your training needs

























```
unique case (State)
    Zero: if (Buttons[1]) NextState = Start;
    Start: begin
    WatchRunning = 1;
    if (!Buttons) NextState = Running;
    end
    Running: begin
    WatchRunning = 1;
    if (Buttons[1]) NextState = Stop;
    end
    Stop: if (!Buttons) NextState = Stopped;
    Stopped: if (Buttons[1]) NextState = Start;
    else if (Buttons[2]) NextState = Reset;
    Reset: begin
    WatchReset = 1;
    if (!Buttons) NextState = Zero;
    end
    endcase
cover property ( State == Stopped );
```


































		_
 	 	_
 	 	_
 	 	_
	 	_
	 	_
 	 	_
 	 	_
 	 	_
		_
 		_
 	 	_
 	 	_
 		_
 	 	_
		_
		_
		_
		_ _ _





























































 -		
















# Formal complements your simulation flow Formal verifies scenarios hard or tedious in simulation Formal can be part of any verification planning and effort Why would you not take advantage of what formal can do?






# **Notes**

# **Track Session**

# UVM for AMS Verification **Lonestar Ballroom – Salon D**

### **FLOOR PLAN**



We would be grateful if you could move to the track session as quickly as possible.

# **Notes**

# **Peter Grove & Steven Holloway**

## Renesas

Distinguished Member of Technical Staff & Member of Technical Staff

# Renesas's Submission to the UVM-(A)MS working group

# **User Paper**

### **Abstract**

Explanation on how UVM can be applied to DMS/AMS using a concept of a MS Bridge module. The focus will be on an AMS Device-Under-Test, but the concepts work for DMS. The audience will be guided over subtleties of AMS simulators and a known limitation with the proposal and possible solutions. There will be a walk though of how this was applied to a Mixed signal block. The audience should not take way the current implementation until an official release of UVM-AMS has been made. The current contents of the presentation and example code has been shared to the EDA community to feed into a white paper on the topic. Steven will cover the UVM aspects and Peter will go over mixed signal parts.

DMS – Digital-Mixed-Signal also referred to as Real-Number-Modelling

AMS – Analog-Mixed-Signal

MS - Mixed Signal

### Biography

### **Peter Grove**

Peter has worked in the industry starting back in 2001 when he joined a small company called Wolfson MicroElectronics, where he was project lead for more than 15 production devices. Since then Peter has only worked at one other company, Nujira, before joining Dialog (now Renesas) at their Edinburgh office. Peter has been with Dialog since 2014. Peter's background has been main digital design, but has over the years taken charge of many large mixed signal devices that are in volume production and been exposed to enough analogue design work to appreciate the issues they face in verification. Peter has an eye for looking for ways in which techniques can be done to improve chip level coverage, simulation runtime improvement to name a few.




Peter is also in a unique position that during his days at Wolfson he was a key player in defining their schematic/Layout tool set with integrated revision control. This has allowed Peter to gather a large number of skills not just in design work but in all the backend flows and EDA tools, understanding different netlist types and how the tools work.

Peter's technical interests are mixed signal and analogue verification methodologies, design flows. Peter also is an Acellera SystemVerilog-AMS committee chair, UVM-AMS member/key contributor making sure the 'users' feedback on the language is considered and not what the vendors just want to support.

### **Steven Holloway**

Steve has 20+ years' experience of digital verification including eRM, OVM, UVM and formal property checking. He has led the verification of large-scale consumer SoC projects. He joined Dialog Semiconductor in 2011 and previously worked for Doulos, NXP and Trident Microsystems. He joined the Technical Ladder in 2015.

Steve has presented at multiple external conferences including a panel session at DVCon US. He participates in industry standards bodies and has contributed code to the Accellera UVM-AMS working group





### Agenda

- Why UVM-MS
- Verilog-AMS Simulator DC OP / Transient behavior
- UVM MS Bridge to analog resource (UVM->AMS/DMS Connection)
- UVM-MS Phasing Requirement
- UVM messaging from AMS files and \$root cells

© 2023 Renesas Electronics Corporation. All rights reserved.



### WHY UVM-MS

- UVM is the industry standard methodology for reusable metric driven verification
- UVM-MS is the standardisation of analogue/mixed signal extensions for UVM
  - Allows UVM to be more mixed-signal aware
     Improved verification of analogue/mixed-signal designs

  - Same degree of thoroughness for both analogue and digital parts
- Originally named UVM-AMS but focus is to support any MS system; DMS, RNM, Spice or a mixture
- Metric-driven verification suits following objectives due to verification space size
  - . Verifying analogue performance under large set of digital configurations Digital control system transitions interacting with analogue functions
  - Dynamic control between analogue & digital circuits under wide range of conditions
  - Finding problems with A/D interaction in unexpected corner cases
- Randomisation is not mandatory and benefits are gained even when using directed tests


  - Plug & play reuse of existing UVM components
  - Rich debug & messaging scheme integrated with simulator





### **UVM-MS REQUIREMENTS**


- Apply UVM methods and techniques to AMS circuits and systems while allowing DMS/RNM.
- Enable a single environment to work whether it is DMS/RNM or AMS by changing the abstraction of the DUT.
- Extend the use of UVM components, and extensions thereof, into the physical layer enabling AMS verification.
- Allow predictable coordination of stimulating/measuring a signal
- Adhere to the sequence/sequence-item mechanism used by UVM
- Independent of the abstraction level of the AMS signals (electrical, RNM, UDT, etc.)
- Eliminate the need to rely on conversion elements to change the abstraction level of the DUT signals.
- Use existing language standards; SV and Verilog-AMSChanges take years to get agreement.


BIG IDEAS FOR EVERY SPACE RENESAS



























# PROXY CLASS Proxy is designed to be a "thin layer" between UVM and the analog resource implementation Alternative style of connection between UVM classes and SV static hierarchy Proxy class derived from uvm\_ms\_proxy which is derived from uvm\_report\_object Embedded class definition placed inside SV bridge module – called "MSProxy" – concrete class Class instance must be called \_uvm\_ms\_proxy for messaging to work. A handle to the embedded proxy class is obtained by hierarchical reference and placed in the uvm\_config\_db for access by UVM components. Same as SV Virtual IF! Implementation of proxy API methods in bridge module in turn execute analog resource "core" methods – hence "proxy" pattern.





























# Agenda Why UV

- Why UVM-MS
- Verilog-AMS Simulator DC OP / Transient behavior
- UVM MS Bridge to analog resource (UVM->AMS/DMS Connection)
- UVM-MS Phasing Requirement
- UVM messaging from AMS files and \$root cells

© 2023 Renesse Electronics Corporation. All rights reserved.

BIG IDEAS FOR EVERY SPACE RENESAS


### **UVM MESSAGING REQUIREMENT**

E


- Need to filter and control generation of messages from analog resource
- UVM offers this control for components in UVM hierarchy
- But analog resource is not part of the UVM component hierarchy. It's a module!
- However, if we extend the MS proxy from *uvm\_report\_object* 
  - set\_report\_handler() can redirect handling to the enclosing UVM MS monitor
  - messages from MS bridge (and below) can use the proxy context
  - $\verb""ivm_info_context"(.\ , .\ , .\ , \textit{ro})$  takes reporting object to provide context
  - Messaging macros called from analog resource can use upscoping (see later)
  - Recommend to include %m in the UVM message body to get a physical path.


0 2023 Renesse Electronics Corporation, All rights reserve


BIG IDEAS FOR EVERY SPACE RENESAS

















Statement	Usage	
import uvm_ms_pkg::*;	Within the MS Bridge and uvm_ms_agent.	
`include "uvm_ms.vamsh"	For Verilog-AMS modules defined as the analog_resource or hierarchy.	
`include "uvm_ms.dmsh"	For SV modules defined as the analog_resource or hierarchy, E.g. The Verilog-AMS file instance in SV module, this 'include would allow the SV module to use the same messaging system.	
`include "uvm_ms.svh"	For inclusion in the MS Bridge to enable the commincation from the analog_resources. It requires the MS Proxy instance is nameduvm_ms_proxy.	



Logic Conversion needs reference VDD/VSS levels.	
Dynamic tracking	
Dedicated pins REF_VDD/REF_VSS in MS_BRIDGE/Analog Resource.     OOMR using analog_node_alias() and parameters for AMS only.     Can only be parameters as this is setup pre DC OP.	
<ul> <li>Ideally it would use ref_vdd/vss but alias to port is not allowed. (Veril</li> </ul>	og-AMS LRM 9.20)
2. real values set like other controls in the MS Bridge to the analog resource.	
analog initial begin  if(f" VUD RATH != "NOT VALID") 46 (Sanalog node alias(REF VUD INT, P_ VUD PATH)  Serror("Omable to resolve power supply: %s", P_ VUD PATH);  if(f" VSE RATH != "NOT VALID") 46 (Sanalog node alias(REF VSE INT, P_ VSE PATH)  Serror("Omable to resolve ground supply: %s", P_ VSE PATH)	OOMR Paths
end	
<pre>analog begin if(use fixed supply) logic_supply = a2d_supply * logic_tran; else if(E _VDD PATH != "NOT VALIO") logic_supply = V(REF_VDD_INT,REF_VSS_INT); else logic_supply = V(REF_VDD,REF_VSS).</pre>	Voltage Selection
end	









# **Larry Lapides**

# **Imperas Software Ltd**

**VP Worldwide Sales** 

A Modern Fable: The Lost Art of Processor Verification

# **Platinum Sponsor**

### **Abstract**

The open standard Instruction Set Architecture (ISA) of RISC-V offers new design flexibilities and opportunities, and is having a significant impact on the design side of many SoC projects. An optimized processor enables developers to unlock hidden value in performance, power savings, security, differentiated features, and an enduring market advantage.

While every SoC design team now has a free architecture license to build a custom RISC-V processor or extend an existing core with custom instructions, this also represents a surge in verification work and a step-change in verification complexity. With other ISAs, verification methodologies have largely been kept proprietary. Now within the RISC-V community, the art and science of processor verification is resurfacing. This represents a massive migration in verification responsibility, and the creation of a new verification ecosystem.

This talk outlines the various methodologies for RISC-V processor verification, which leverage established SoC verification technologies with UVM and SystemVerilog. The individual components of a step-compare methodology will be discussed, including reference model, verification IP, functional coverage and test generation. Detailed examples of successful, complex processor verification projects will be presented, including flows to support verification of complex events and architectures such as interrupts, Debug and privilege modes, multi-hart processors and multi-issue and out-of-order pipelines.



# **Biography**

Larry is currently VP Worldwide Sales at Imperas Software Ltd., and previously ran worldwide sales at EDA companies including Verisity Design (the top performing IPO of 2001 in the U.S.). Larry has about 30 years in software tools and EDA, plus time spent in infrared sensors and systems engineering. Larry holds a BA in Physics from the University of California Berkeley, a MS in Applied and Engineering Physics from Cornell University and a MBA from Clark University where he was an Entrepreneur-in-Residence during Fall 2006, when he developed and taught the course on Entrepreneurial Communication and Influence

## **Notes**





#### ImperasDV™ RISC-V Processor Verification Solutions

RISC-V is an open standard ISA (Instruction Set Architecture) that allows any developer to design and extend a custom processor, while remaining compatible with the growing ecosystem of supporting tools and software. The innovation and impact of RISC-V on the design side is driving new developments across all market segments and applications.


Now, with **ImperasDV**, developers have a dependable, reference model-based solution for verification that is compatible with the current UVM SystemVerilog methods for SoC verification.

www.imperas.com/imperasDV

**ImperasDV** and Imperas RISC-V processor verification technology is already in active use with many leading customers, some of which have working silicon prototypes and are now working on 2nd generation designs. These customers, partners, and users span the breadth of RISC-V adopters from open source to commercial; research to industrial; microcontrollers to high-performance computing.

A select sample of these include Codasip, Dolphin Design, EM Microelectronics (Swatch), Frontgrade Gaisler, Intrinsix, NSITEXE (Denso), Nvidia Networking (Mellanox), NXP, OpenHW Group, MIPS, Seagate Technology, Silicon Labs, Valtrix Systems, and Ventana Micro Systems, plus many others yet to be made public.

#### RISC-V Processor Functional Verification with RVVI & ImperasDV





- Verification IP
- Test & Coverage suites
- · RISC-V Reference model



#### A Modern Fable: The Lost Art of Processor Verification

Verification Futures – Austin

Larry Lapides 14 September 2023

#### Agenda



- RISC-V and processor verification
- RISC-V processor models
- RISC-V processor verification methodology
- Processor verification success
- Summary

#### Agenda



- RISC-V and processor verification
- RISC-V processor models
- RISC-V processor verification methodology
- Processor verification success
- Summary

#### RISC-V Is Why We Are All Worried **About Processor Verification**

- RISC-V is taking over the processor world, except for x86 Yes, that includes Arm
- RISC-V processor customization means that every RISC-V developer needs to verify the RISC-V processor
- Lost art? Processor IP vendors guard their verification methodology and details more than the IP itself
  - With the verification flow, someone could reverse engineer a
  - high quality processor

    There are few public details about x86, Arm or Apple processor verification



**imperas** 

#### **RISC-V Freedom Enables Domain Specific Processing**



- Who: RISC-V users include traditional semiconductor companies, and embedded systems companies now practicing vertical integration by developing their own SoCs
- What: RISC-V is an open instruction set architecture (ISA), it is not a processor implementation
- Where: RISC-V is growing in market segments where x86 (PCs, data centers) and Arm (mobile) architectures are not dominant

   Small microcontrollers for SoC management, replacing proprietary cores

  - Verticals such as IoT and automotive
- Horizontal markets such as security and AI/ML Deep embedded applications
- When: RISC-V processors are now used in over 30% of SoCs
- Why: The freedom of the open ISA enables users to develop differentiated domain specific processors and processing systems

#### Keys to RISC-V SoC Success



- 1) Processor IP
  - Processor IP vendor
  - Open source IP
  - Build it yourself
- 2) Processor verification
- 3) Software porting, development, bring up, test
- All 3 areas need to account for the addition of custom features to the processor (because everyone adds custom features to the processor)

© 2023 Imperas Software Ltd.

#### Keys to RISC-V SoC Success




- Processor IP
   Processor IP vendor
  - Open source IP
- Build it yourself 2) Processor verification
- 3) Software porting, development, bring up, test
- Users of all 3 types of processor IP need to account for the addition of custom features to the processor (because everyone adds custom features to the processor)
- Success in processor verification requires a high-quality model of the processor
- Success in processor verification requires innovative technologies and methodologies *the lost art of processor verification*

© 2023 Imperas Software Ltd

#### **RISC-V Processor Complexity**



- RISC-V is a modular instruction set architecture
- Any extension (functional group of instructions, e.g. atomics, compressed, floating point, vector) can be added to the base processor
- Then add in interrupts, privilege modes, Debug mode, multi-hart (multi-core), etc. and it gets complex
- Then processor DV, tool chain development and other software development is needed




	Andes AX45MPV					
IRQ's	Platform-Level Int	terrupt Controller				
JTAG	Debug S	Debug Support				
Trace Ports	AX45V <sup>g</sup>	AX45V <sup>7</sup>				
LM Access Ports	ILM DLM V	ILM DLM V				
IO Coherence Port		e Manager				
		,				

	 _		 	
 	 —	 	 	
	 _		 	

#### **RISC-V Processing Subsystems**



- Multi-processor subsystems are commonly being developed using RISC-V cores
- · Application areas include DSP, AI/ML and packet processing
- This adds complexity to both the DV and software development tasks



TUV ASH, D READY Someon Makes

SMU System Ma DBG Debug Des NSITEXE Data Flow Processor





• RISC-V and processor verification

#### • RISC-V processor models

- RISC-V processor verification methodology
- Processor verification success
- Summary

#### **RISC-V Model Requirements**



- Model the ISA, including all versions of the ratified spec, and stable unratified extensions
- Model other behavioral components, e.g. interrupt controllers
- · Easily update and configure the model(s) for the next project
- User-extendable for custom instructions, registers, ...
- Model actual processor IP, e.g. Andes, MIPS, NSITEXE, OpenHW, SiFive, SweRV, ...
- $\bullet \ \ \text{Well-defined test process} \text{for the model!} \text{including coverage metrics}$
- Interface to other simulators, e.g. SystemVerilog (Xcelium), SystemC (Helium), Imperas virtual platform simulators
- Interface to software debug tools, e.g. GDB/Eclipse, Imperas MPD
- · Interface to software analysis tools including access to processor internal state, etc.
- Most RISC-V ISSs can meet one or two of these requirements
- Imperas models and simulators were built to satisfy these requirements, and matured through usage on non-RISC-V ISAs over the last 15+ years


© 2023 Imperas Software Ltd.


#### Imperas OVP RISC-V Fast **Processor Models**



- Use cases
   Architecture analysis, including (especially) custom instructions
   Software development, debug and test
   Processor and SoC verification
- Existing Imperas Open Virtual Platforms (OVP) Fast Processor Models of ..
  - ting iniperas Open witder Frationis (OVP) Fast Processor widels of an adventure of the Committee of the Comm
- Custom instructions easily added by user or by Imperas
   New instructions are added in a side file so as not to perturb the verified model
   Custom instructions are analyzed for effectiveness
- Models are built using Test Driven Development (TDD) methodology
  - Tests are built at the same time as features are added Continuous Integration (CI) test flow used > 15,000 tests for models + simulator
- Additional testing by processor IP vendors to validate models

J





#### imperas Agenda • RISC-V and processor verification • RISC-V processor models RISC-V processor verification methodology • Processor verification success Summary

	© 2023 Imperas Software Ltd.	14-Sep-23	 
OV Methodol	ISC-V Processor	imperas	 
B) Post-simulation to Synchronous ste	•	pre-2018)	 
o) Asynchronous co	ntinuous compare		 
age 16	© 2023 Imperas Software Ltd.	14-Sep-23	 

#### 5 Levels of RISC-V Processor **DV Methodology**



- 1) Hello World
- 2) Self-checking tests (e.g. Berkeley torture tests pre-2018)
- 3) Post-simulation trace log file compare
- 4) Synchronous step-and-compare
- 5) Asynchronous continuous compare

#### 3) Post-Simulation Trace Log File Compare (Éntry Level DV)







- use random generator (ISG) to create tests
- during simulation of ISS write trace log file during simulation of RTL write trace log file
- at the end of both runs, run logs through compare program to see differences / failures
- ISS: riscvOVPsimPlus includes Trace and
- ISG: riscv-dv from Google Cloud / Chips
- Free ISG: https://github.com/google/riscv-dv

#### 5) Async Continuous Compare (Highest Quality DV Methodology)






- · Asynchronous events are driven into the DUT
- Tracer informs reference model about async events
- Verification IP handles async events, scoreboarding, comparison, pass/fail
- Asynchronous continuous compare methodology is needed to support features such as interrupts, privilege modes, Debug mode, multi-hart, multi-issue and OoO pipeline, ...


© 2023 Imperas Software Ltd


#### ImperasDV Components




- Reference model needed for comparison of correct behavior
- Verification IP provides ease of use, saves time and resources
- RVVI standard provides communication between test bench and reference model subsystem
- Test suites: riscvISATESTS, directed test suites for difficult extensions
- MultiProcessor Debugger (MPD) enables RTL-reference model co-debug
- Feature selection and design choices require serious consideration due to implications of every decision Every addition dramatically compounds verification complexity Adds schedule, resources, quality costs == big risks
- · Before 2021, no off-the-shelf toolkit/products available for DV of processors ... then came ImperasDV
- ImperasDV, with async continuous compare methodology, is needed to support features such as interrupts, privilege modes, Debug mode, multi-hart, multi-issue and OoO pipeline, ...








#### Functional Coverage of RISC-V Instructions: Scope



- There are many different instructions in the RV64 extensions:
  - Integer: 56, Maths: 13, Compressed: 30, FP-Single: 30, FP-Double: 32
  - Bitmanip: 47 Krypto-scalar: 85 Vector: 356,


  - For RV64 that is 967 instructions...
- Each instruction needs SystemVerilog covergroups and coverpoints
  - 10-40 lines of SystemVerilog for each instruction
- 10,000-40,000++ lines of code to be written
  - · Not design or core specific

#### riscvISACOV Is Automatically imperas Generated SystemVerilog Functional Coverage



- riscvISACOV provides functional coverage of Instructions and operands
- Roadmap includes CSRs and data hazards
- Imperas tools can automatically generate functional coverage code for custom instructions

© 2023 Imperas Software Ltd.




#### Test Stimuli



- · Instruction Stream Generator (ISG) and/or directed tests
- · Directed tests
  - Imperas have developed a directed RISC-V test generator, instruction coverage verification IP and a mutating fault simulator (for test qualification) to provide high quality test suites
    - The generated tests suites are targeting architectural compatibility as defined in the RVIA architectural test working group coverage requirements
  - Free Imperas architectural validation test suites (50+), including RV32/64 I, M, C, F, D, B, K, V, P

  - https://github.com/riscv-ovpsim/imperas-riscv-tests
    Imperas commercial directed test suites for vector extension, protected memory components
  - $\label{lem:configuration} \textbf{Can support any RISC-V vector or PMP configuration; the user selects the configuration and Imperas generates the test suite}$


© 2023 Imperas Software Ltd.


Software Debug and Analysis Tools
Automatically Work With the
Custom Instructions

\*\*Tools\*\*

\*\*Too




## Agenda RISC-V and processor verification RISC-V processor models RISC-V processor verification methodology Processor verification success Summary




Page 33

2023 Imperas Software Ltr





# Agenda RISC-V and processor verification RISC-V processor models RISC-V processor verification methodology Processor verification success Summary



Thank you

Larry Lapides

LarryL@imperas.com

### **Adnan Hamid**

#### **Breker Verification Systems**

Founder and CTO

## Advanced RISC-V Verification Technique Learnings for SoC Validation

#### **Gold Sponsor**

#### **Abstract**

The verification of application-level RISC-V cores require specialized techniques and approaches previously the purview of Arm, Intel and other processor companies. The open and customizable RISC-V cores have led to many new processor development teams with unique microarchitectural approaches that require extensive verification.

Breker has found that a key aspect of RISC-V core verification involves its smooth operation within the larger system. For example, load-store anomalies, asynchronous interrupt mechanisms, and security protocols are just a few of many issues that must be fully analysed. In developing new test approaches for these and other scenarios, their application in more general System-on-Chips has become apparent, and indeed these methods can track complex system corner cases that will never be detected simply by running real workloads or benchmarks. This presentation will describe many techniques useful for RISC-V core verification, and also how they may be applied to the broader SoC at large for high coverage verification.

#### **Biography**

Adnan is the founder and CTO of Breker and the inventor of its core technology. Noted as the father of Portable Stimulus, he has over 20 years of experience in functional verification automation, much of it spent working in this domain.

Prior to Breker, he managed AMD's System Logic Division, and also led their verification team to create the first test case generator providing 100% coverage for an x86-class microprocessor. In addition, Adnan spent several years at Cadence Design Systems and served as the subject matter expert in system-level verification, developing solutions for Texas Instruments, Siemens/Infineon, Motorola/Freescale, and General Motors.

Adnan holds twelve patents in test case generation and synthesis. He received BS degrees in Electrical Engineering and Computer Science from Princeton University, and an MBA from the University of Texas at Austin.



#### RISC-V Core SystemVIP

Random Instructions	Do instructions yield correct results
Register/Register Hazards	Pipeline perturbations dues to register conflicts
Load/Store Integrity	Memory conflict patterns
Conditionals and Branches	Pipeline perturbations from synchronous PC change
Exceptions	Jumping to and returning from ISR
Asynchronous Interrupts	Pipeline perturbations from asynchronous PC change
Privilege Level Switching	Context switching
Core Security	Register and Memory protection by privilege level
Core Paging/MMU	Memory virtualization and TLB operation
Sleep/Wakeup	State retention across WFI
Voltage/Freq Scaling	Operation at different clock ratios
Core Coherency	Caches, evictions and snoops

#### SoC SystemVIP

Test Cores/Fabrics/Memory controllers
Read/write test to all uncore registers
Randomized interrupts through CLINT
Concurrent operations on fabric and memory
For weakly order memory protocols
Across all memory types
Cover all cache transitions, evictions, snoops
System memory virtualization
Register and Memory protection across system
System wide sleep/wakeup and voltage/freq scaling
Generating networking packets for I/O testing
Analyzing coherent interfaces including CXL & UCIe
Layering concurrent tests to check operation under stress
Executing SW on block or sub-system without processor



#### **Automated Test Synthesis**

## Fast test availability Quality SystemVIP / easy composition

#### Ultrahigh coverage Auto bug tracking in complex scenarios

#### Portable & Reusable Same tests across platforms and projects



#### Agenda



- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP

© Breker Verification Systems, Inc. All rights reserved.

Breker Systems Confidentia


#### Agenda





- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP


© Breker Verification Systems, Inc. All rights reserved

Breker Systems Confidential









#### A Look At RISC-V





- Open Instruction Set Architecture (ISA) creating a discontinuity in the market
- Appears to be gaining significant traction in multiple applications
- Significant verification challenges
  - $\circ\,$  Arm spends \$150M per year on  $10^{15}\, verification$  cycles per core
  - $\circ\,$  Hard for RISC-V development group to achieve this same quality
  - $\circ\,$  Lots of applications expands verification requirements
  - o Requires automation, reuse and other new thinking





© Breker Verification Systems, Inc. All rights reserved.


Breker Systems Confidentia




























































## RISC-V SoC Memory Ordering: Dekker Algorithm • Assume initial state A=0, B=0 • The Dekker Algorithm States core 0: ST A, 1; MEM\_BARRIER; LD B core 1: ST B, 1; MEM\_BARRIER; LD A error iff ( A == 0 && B == 0 ) • This is a test for a weakly ordered memory system • Such a system must preserve the property that a LD may not reorder ahead of a previous ST from the same agent







Thanks for Listening! Any Questions?	

## **Notes**

## **Balram Naik Meghavath**

#### **Broadcom Ltd**

Sr Staff Engineer

## Improve the Quality of the Testbenches using specialized PySlint solutions

#### **User Paper**

#### **Abstract**

Simulation is the most common RTL verification technique, involving the execution of testbenches are essential for the verification of the designs. SystemVerilog and UVM have been widely adopted over the last two decades. However, the complex nature of these languages/methodologies can make it difficult for junior-level engineers to create maintainable and reusable code.

Static linting checks have been widely used for RTL design, but they have not been used as widely adopted for Testbenches. In this talk, we share our experience in using a popular open-source framework named PySlint to lint-check SystemVerilog UVM Testbeneches.

We show how PySlint can be used to identify potential problems in SV-UVM Testbenches, such as coding style violations, potential bugs, and potential performance bottlenecks. We also show how PySlint can be used to generate reports that can help engineers to improve the quality of their Testbenches buildling a robust verification environment process. Some key components of a robust verification environment includes, Testbenches, coverage matrics, Assertions, regression testing.

We believe that PySlint can be a valuable tool for improving the quality of SystemVerilog UVM testbenches. By using PySlint, engineers can identify and fix potential problems in their testbenches early in the development process, which can help to prevent costly delays and errors.

#### SystemVerilog:

1800-2017 - IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language



#### UVM Use Guide:

https://www.accellera.org/images/downloads/standards/uvm/uvm\_users\_guide\_1.2.pdf

#### PySlink:

https://github.com/svenka3/pyslint

#### **Biography**


15+ years of Design Verification exp.


Prior to Broadcom, I worked for Microchip, Western Digital.


My Verification expertise from IP level to SOC subsystems

Initially, I worked for VIP development, Net works chips, Mobile chips, and Storage product lines, Last 10 years mainly with Wireless products, **GPS** and **Bluetooth**, **Wifi** SoC's.









#### **TB Lint - Challenges and Alternatives**

- New Paradigm: Code analysis approaches changing
- Lack of good parsers/tools/API for newer languages
- Slang Verible, Svlint, and PySlint are good opensource alternatives
- Provide flexibility and customization options





Brancon Populary and Senial. Copyright 0.2023 Brandcon. All Rights Reserved. The Item "Brandcon" refers to Brandcon Inc. and/or its subsidiaries


**® BROADCOM** 


#### **Testbench Linting**


- New paradigm
  - Old/proven concept
  - Lack of good parsers/tools/API
- · Verible C++ based rules
- · Svlint Rust based, custom plugin
- UVMLint Python based, custom plugin for UVM TB
- https://github.com/AsFigo/UVMLint
- PySlint Python based, works on top of slang/pyslang pkg



















The same of the sa
<b>⊕</b> BROADCOM





# Summary, next steps • Proved that open-source is now ready for primetime in Design-Verification • All our code will be available as open-source via GitHub https://github.com/svenka3/af\_cip\_verilator • Looking for volunteers to fix issues on Verilator, improve SVA support - svenka3@gmail.com - Balram.Meghavath@broadcom.com

# Integrate Lint to CI/CD Subset of Lint rules Customize as per project stage/phase Stricter as it gets mature Applies to RTL & TB I deally use open-source tools Free of license restrictions Easy to customize Commercial license models available (MIT)

Conclusion		
Integration with CI/CD flows helps in continuous improvement	RTL & TB linting and code analysis are essential for quality digital design	
improvement of our or		
Adopting new approaches and alternatives is essential for evolving languages and	Using popular tools and alternatives improve code reliability	
paradigms	,	
Exactly Service and Service Copyright © 2003 Broadcore. All Rights Reserved. The larm "Broadcore" refers to Broadcore to Gregory and reserved.	andre its subsidiaries.	

## **Notes**

### Hemendra Talesara

## Bitstar Technologies Advisor

#### **Verification by Documentation**

#### **User Paper**

#### **Abstract**

With all the innovations in tools to help with functional closure, one that is not fully appreciated is the need for disciplined documentation at every stage of verification. Documentation often is a victim of tight schedules and yet lack of it remains the root cause of schedule slips, many escapes, delays and churn in projects. We will explore different kinds of documents and shine light on this problem. We claim, without due appreciation of this, we can not close the verification gap.


#### **Biography**


Hemendra Talesara is a distinguished leader in the semiconductor sector in the USA, amassing a rich legacy of over 35 years. He served in senior management roles with IBM, AMD, Synopsys, and many other organizations. Specializing in CPU, GPU, ASIC, and SOC chip design, he boasts profound chip design verification technology expertise. Hemendra's exceptional competencies encompass global team formation, project risk management, and certified corporate governance as a NACD Certified Corporate Board Director. His interests include business Implications of digital disruption, AI, and cyber security. Hemendra's academic journey encompasses an MS in Electrical and Computer Engineering from the University of Texas at Austin and a BE in Electronics and Telecommunication Engineering from IIEST, Shibpur, India. Beyond his professional journey, Hemendra's active involvement in industry conferences, technical journals, teaching, travel, and diverse hobbies showcases his multifaceted persona. With a career defined by inclusive and collaborative leadership, technical prowess, and a commitment to innovation, Hemendra Talesara brings considerable depth to any organization.



## **Notes**







## SELECT SOURCES OF BUG ESCAPES 1. REQUIREMENT DOCUMENTS ERRORS, OVERSIGHTS OR GAPS IN THE REQUIREMENTS. 2. SPECIFICATIONS ERRORS IN THE DESIGN OR ARCHITECTURE. MISSING ASSUMPTIONS 3. IMPLEMENTATION ERRORS IN THE CODING OR IMPLEMENTATION. 4. VERIFICATION PLAN ERRORS IN THE TEST PLANNING OR TEST ACTIVITIES.. 5. COVERAGE PLAN GAPS IN TESTING; VERIFICATION UNIVERSE IS VERY LARGE 6. REVIEWS (DOCUMENTS AND CODE) ERRORS IN THE PROCESS OR POLICIES

### **BUGS IN REQUIREMENT DOCUMENTS** ERRORS, OVERSIGHTS OR GAPS IN THE REQUIREMENTS • A REQUIREMENT IS OMITTED OR FORGOTTEN PHRASED POORLY • NOT PROPERLY UNDERSTOOD BY ARCHITECTS MISUNDERSTOOD BY DESIGNERS **BUGS IN SPECIFICATIONS ERRORS IN THE DESIGN OR ARCHITECTURE** ARCHITECTS / DESIGNERS CREATE AN INEFFICIENT ALGORITHM OR CONFIGURATION ALGORITHM OR CONFIGURATION DOESN'T YIELD THE REQUIRED PERFORMANCE OR POWER SPECS PHRASED POORLY OR INADEQUATELY SPECS MISUNDERSTOOD BY ENGINEERS LEGACY SPECS MISSING OR INADEQUATE **BUGS IN IMPLEMENTATION ERRORS IN THE CODING OR IMPLEMENTATION** 1. TRADITIONAL BUGS FROM SIMPLE TO COMPLEX 2. UNGRACEFUL ERROR HANDLING 3. LACK OF DOCUMENTATION IN CODE IMPLEMENTATION 4. LEGACY CODE MISMATCH WITH ARCHITECTURE UPDATES INADEQATE DESIGN SPEC

#### GAPS IN VERIFICATION PLAN

#### ERRORS IN THE TEST PLANNING OR TEST ACTIVITIES

- 1. RIGHT METHODOLOGY, RIGHT TESTBENCH ARCHITECTURE
- 2. GAPS IN SCENARIO PLANNING
- 3. INCOMPLETE BOUNDARY CONDITIONS
- 4. CONSTRAINT SETTING, TWEAKING
- 5. COVERAGE PLAN AND FEATURE TESTING TRACEBILITY TO SPECS
- 6. TRACKABLE ENUMERATED TEST TEMPLATES

#### GAPS IN COVERAGE PLAN

#### INADEQUATE TESTING DUE TO FALSE CONFIDENCE

- 1. VERIFICATION UNIVERSE IS VERY LARGE
- 2. PSEUDO-RANDOM TESTING NEEDS TO BE CONSTRAINED
- 3. GAPS IN PLAN CAN LEAD TO FALSE CONFIDENCE AND INADEQUATE TESTING
- 4. COVERAGE PLAN NEEDS TO BE REVIEWED CAREFULLY

#### NO TIME FOR REVIEWS

#### ERRORS IN THE PROCESS OR POLICIES

- 1. REVIEWS CONSIDERED SIDE ACTIVITY (NOT A CENTRAL CONTRIBUTION)
- 2. APPROVALS WITHOUT ADEQUATE REVIEWS OF DESIGN, CODING OR TESTING.
- 3. REVIEWING RESOUCES INCLUDE TEAMS WITH OTHER PRIROTIES
- 4. TIME/RESOURCE ALLOCATION FOR REVIEWS ARE DIFFICULT TO PLAN AND YET ARE MOST CRITICAL

#### **TAKEAWAYS**


- 1. VERIFICATION IS A "WRITTEN" CONTRACT
- 2. GAPS IN DOCUMENTS = GAPS IN VERIFICATION
- 3. ROI ON DOCUMENTATION CLOSURE
  - ✓ IMPROVED QUALITY
  - ✓ IMPROVED SCHEDULE (COUNTER INTUITIVE?)
  - ✓ IMPROVED MAINTENANCE



## **Track Session**

# Latest Topics in Verification Lonestar Ballroom – Salon A+B

#### **FLOOR PLAN**



We would be grateful if you could move to the track session as quickly as possible.

# Aditya Devarakonda

#### **NXP Semiconductor**

Senior Manager – Design Verification

# Leveraging AMS verification and DMS verification for efficiency and quality in Mixed-signal designs

#### User paper

#### **Abstract**

Mixed-signal verification at the SOC level is a unique problem that is currently being tackled by two disciplines of verification- Analog Mixed-Signal (AMS) Verification, and Digital Mixed-Signal Verification (DMS). Each of these disciplines have their own strengths, and weaknesses. Understanding and leveraging those appropriately is needed to achieve the required success in silicon, while using the verification engineering resources efficiently. In this paper I would like to discuss the aspects that need to be considered while determining an effective, and combined AMS and DMS strategy for robust verification of Mixed-signal designs

#### **Biography**

Aditya Devarakonda leads Digital Verification for Advanced Power Systems at NXP. Prior to this he held several roles in digital design and digital verification of Mixed-signal ICs at ON, Maxim (ADI), Dialog (Renesas), and Freescale. Aditya holds an MSEE.



# LEVERAGING AMS VERIFICATION AND DMS VERIFICATION FOR EFFICIENCY AND QUALITY IN MIXED-SIGNALDESIGNS

Aditya, Devarakonda Advanced Power Systems, NXP SEP 2023








#### **AGENDA**

Conclusions

What is a Mixed-Signal IC?
Verification of Mixed-Signal ICs
Evolution of DV into DMS
Need for a combined DMS-AMS strategy
A combined AMS-DMS flow
Transitioning from an AMS-DV to AMS-DMS flow
More on Modeling
Combined AMS-DMS flow – Some Pitfalls

LIC 1

NP



#### VERIFICATION OF A MIXED-SIGNAL IC

- Two aspects of Mixed-signal IC verification
- Verification of electrical parameters, performance, and transient behavior of Analog circuits
- Functional verification at block and SOC/sub-system level
- Majority of use-cases involve interaction between Analog and Digital that needs verification at the SOC/sub-system level
- Most of the digital/SOC level bugs are found here
- ${\boldsymbol{\cdot}}$  Two approaches to SOC/sub-system level verification
- Analog-Mixed-Signal Verification (AMSV)
- Digital Verification (DV)

,		

#### VERIFICATION OF A MIXED-SIGNAL IC · Analog-Mixed-Signal Verification (AMSV) - SOC level verification with Analog focus - Analog is typically represented using schematics/models that need the simulator's analog solver - Digital is typically represented using behavioral model (Verilog/SV/VHDL etc) - A more accurate verification method that is orders of magnitude slower than DMSV Digital Verification(DV) - SOC level (?) verification with digital focus - Analog is typically represented using behavioral models that do not need the simulator's analog - Digital is typically represented using behavioral model (Verilog/SV/VHDL etc) - Orders of magnitude faster than an AMS simulation - Accuracy depends on modeling, and model verification NO EVOLUTION OF DV INTO DMS - Evolution of digital verification in Mixed-Signal ICs Dig-top only verification Verification of the digital was limited to the digital-top with no true SOC level verification · Lack of modeling of any analog blocks Analog response is provided by the testbench itself 100% digital only focused verification flow SOC level connectivity and functional coverage are heavily dependent on AMS Dig-top with functionally equivalent Analog models Analog models functionally equivalent to the analog schematics used along with digital top · No real netlisting from the actual chip level schematic Notified intensiting from the actual chip reversional control in the actual chip reversion and the state of t Dig-top with accurate Analog models and netlisting from chip level schematics · SOC level Digital-Mixed-Signal (DMS) verification More accurate and fast Analog behavioral models are used through Wreal, System Verilog Real Number (SV-RNM), and User Defined Net When combined with robust model verification, can provide reliable SOC level connectivity and functional coverage NEED FOR A COMBINED AMS-DMS FLOW - $\ensuremath{\mathsf{AMSV}}$ and $\ensuremath{\mathsf{DMSV}}$ flows have the same common goal. They solve the same problem With more accurate modeling, SOC level use cases and scenarios previously verified only using AMSV could be verified using DMSV without invoking the analog solver - Concepts like randomization, coverage etc could be realized at the SOC level - Though DMSV could provide a greater share of functional coverage in less time it still cannot completely replace AMSV - AMSV and DMSV working independently is inefficient, and unnecessarily redundant - A combined DMS-AMS strategy which leverages on strengths of DMSV, and AMSV flows will reduce cycle times while ensuring quality

#### A COMBINED AMS-DMS FLOW

- This flow aims to move away from heavy dependence on AMSV for SOC level verification
- Verification Planning
- Instead of working on separate, and independent Verification Plans, AMSV and DMSV execute a Common Verification Plan
- Verification Plans clearly identify the method to be used to cover each feature AMSV, DMSV, or Both
- . The classification depends on the following factors-
- Criticality of the feature input from product definers, analog designers · Maturity of the analog IP and the analog models
- Existence of a robust analog model Vs schematic verification flow
- Other factors like analog, and digital design approach, experience of the teams greatly affect the division of verification coverage between AMSV and DMSV.
- AMSV and DMSV leads need to be clear on the limitations and strengths of each flow in verifying


#### TRANSITIONING FROM AMS-DV TO AMS-DMS FLOW

- Alignment from other disciplines
- For successful AMS-DMS flow execution alignment is needed from Analog Design, Digital Design, AMSV, DMSV, and Modeling teams
- Design teams need to adopt a more Top-Down design approach
- Define the chip-top level pins, architecture, sub-block ports
- Define sub-block level, and Analog-Digital interactions clearly before design implementation
   Well defined partitioning of analog, and digital blocks at chip, and sub-block level
- · A common testbench for AMS and DV is desirable
- A Collimitor resuserior in or And-and-DV is desirable.

  State of the art tools allow for the development of a common TB for AMS and DMS.

  The test bench config view determines if the analog solver is invoked or not in a given sim there by allowing the same test to be run using AMS or DMS.
- Modeling and model verification
   The integrity and reliability of DMSV depends on the availability of accurate and well-written analog models
   Analog models should be thoroughly verified against schematics
   The Model Vs Schematic regression should be run whenever the design changes

NO

## MORE ON MODELING - Model Vs Schematic Verification Flow - Models could be developed by Analog designers, Modeling engineers, or AMSV engineers - With a top-down design approach, analog models facilitate early proof of concept of the chip

- architecture even before any design effort has actually begun
- Analog models could replace, or supplement design architecture definition
- Analog IP development requirements could be extended to include analog model for each IP

#### COMBINED AMS-DMS FLOW - SOME PIT FALLS

Case 1 - An AMSV heavy approach with very simple analog models

- $\hbox{-} \hbox{ Given the longer simulation times for AMSV, this approach results in very large verification cycle}\\$
- AMSV effort becomes the bottleneck for tapeout

Case 2 - A DMSV heavy approach with very complex analog models

- In this approach even minute features like analog trims are modeled
- Given the iterative nature of analog design, this needed the models to be updated too often
- DMSV effort becomes the bottleneck as model failures delay regression closure

 ${\it Case 3-An AMSV-DMSV flow without a strong top-down design flow}$ 

- Without a strong top-down design flow, analog schematics, sub-block ports, and the analogdigital interface change frequently requiring frequent netlist, and testbench debug
- DMSV team spends a lot of time in re-netlisting the design, and in testbench debug

#### CONCLUSIONS

- A combined approach for SOC level functional verification of Mixed-signal designs has been presented
- Adopting a well balanced, and combined AMS-DMS verification flow will greatly reduce total time and resources spent on verification
- Having a robust analog model creation, and verification flow will ensure reliability in the coverage achieved through DMS
- Some pit falls in the suggested approach also have been presented based on some real case studies

# **Bill Tiffany**

# **SigmaSense LLC**Verification Lead

#### **DSP Verification Using MATLAB C Models**

#### **User Paper**


#### **Abstract**

The SigmaSense touchscreen controller IP uses proprietary configurable DSP logic for touchscreen signal generation and detection. MATLAB modelling is first used to refine the design to the point of a bit-width accurate resolution of each point in the signal path. This detailed definition is used to define the rtl implementation requirements. Via the MATHWORKS DPIGEN utility an equivalent C model is produced to serve as the DV predictor. A UVM testbench is created where constrained random simulations are performed, comparing the DUT and MATLAB C model results until they are in agreement.

#### **Biography**

Bill Tiffany has an extensive background in digital logic design and verification including DSP applications, networking interfaces, microcontrollers, solid state drive controllers and with SigmaSense's latest touch screen controller. In addition to understanding system requirements, continuous learning and sharing within a team is key to success.





MATHWORKS - Both MATLAB and SIMULINK offer DPI C support

- SIMULINK is cycle based, lends itself to an ASIC flow via RTL export, UVM TB export and C models. (but not our area of expertise)
- MATLAB (used by our system architects)
   Is sample based (no concept of clocks).
  - MATHWORKS DPIGEN utility supports export of C models that can be integrated into a SV TB via DPI-C interface.
  - DPIGEN places syntax restrictions on the MATLAB. Legacy code may have to be updated.
  - Variable size multi-dimension arrays that are MATLAB function i/o arguments must be flattened in MATLAB before running DPIGEN (3D array example: 128 channels x 64 frequencies x N samples)

    This adds a burden on the coding of MATLAB functions (shape outputs to flatten, reshape inputs to unflatten).

    UMM testbench has to deal with these flattened arrays

    Handle the array element accessing via complex indexing

    Convert the flattened arrays back to n-dimensional arrays before using in TB

    MATLAB indexing is 1:N, SV is D:N-1

    MATLAB array flattening by default is column major order, SV is row major order

  - MATLAB C model can be memory intensive. All samples are generated or processed in one call so memory utilization is
    proportional to the number of data samples needed for the simulation.

#### VF2023

#### Sigma Sense methodology:

- . MATLAB is used to refine the system architecture for maximum performance at minimum gate count.
- MATLAB model is refined to the point of being bit width accurate so any distortion effects are understood.
- RTL design requirements are extracted from the detailed MATLAB models
- Design Verification
   Design engineer can do initial debug with testvector data files exported from MATLAB sims and used as stimulus/checking in a simple SV testbench

  - DPI-C models from DPIGEN are used by DV team for stimulus and predictors
    In a given simulation the CSR settings will be set via constrained randomization and applied to DUT, Stimulus and Predictor models
    MATLAB stimulus C models emulates Rx data from the touchscreen.
    Seed from SV can be passed as input arg to stimulus model for internal randomization

#### SigmaSense

#### VF2023

#### MATLAB C m odel example:

- MATLAB DPIGEN

  - MATLAB DPICEN

    produces zip file with .c, .h and .sv files

    Unzip in linux sim environment and run gcc using MATHWORKS Porting\_DPIC.mk script

    . so library file is generated
- · In testbench
  - Filelist.f
  - firFilter\_dpi\_pkg.sv
     firFilter\_predictor.sv
    - Declare handle

Declare native chandle obligandle, Del firfilter, obligandle, Del firfilter, obligandle, Del firfilter = Del firfilter output in firot sace, output real bissTRI), DPL firfilter\_output II obligandle DPL firfilter, bissSDM, bissTRI, sdm:Out, decRatioFIR, bissTRI, bissTRI, sdm:Out, decRatioFIR, sdm:Out, decRatioFIR, sdm:Out, decRatioFIR, sdm:Out, decRatioFIR, sdm:O

firOut = new[firOut\_size];

//DPI\_firFilter\_output2(output real firOut []); DPI\_firFilter\_output2( firOut);

# MATLAB C m odel exam ple: In simulation command line \*\*xrun-dpi-sv\_root./cpred/lib\_firfilter-sv\_lib lib\_firfilter.so NOTES: "double" datatype matlab args translate to "real" datatype in SV In/out args of C function must be "real" so conversion between "logic" and "real" types is required. Recommend hiding these MATLAB specifics in "predictor" so "scoreboard" can be more generic. MATLAB multi-dimension variable size arrays must be flattened when they appear as I/O arguments Predictor C model will produce an array of expected data for entire simulation Scoreboard will check DUT output cycle by cycle, updating index into predictor array on each cycle. Similarly, a driver will index through a Stimulus array cycle by cycle. Matlab model should provide enough intermediate datapath values to isolate an rtl/matlab mismatch

∑ SigmaSense VF2023
MATLAB C model challenges:
<ul> <li>Keeping track of indexing into flattened multidimensional variable size arrays can be confusing.</li> <li>DV engineer needs to understand the matlab internal array structure before flattening and how flattening was done (column major vs row major ordering)</li> </ul>
<ul> <li>Some matlab may need to be recoded to live within codegen restrictions</li> <li>Add %#codegen comment to matlab function, matlab will indicate coding issues</li> </ul>
<ul> <li>Agreement between designer and matlab creator on module partitioning, interfaces and important internal signals to be compared is important</li> </ul>


### **Ben Delsol**

#### **UVMGen**

Founder

#### Methodology focused testbench generation

#### **User Paper**

#### **Abstract**

UVM testbench, environment and UVC development practices need a boost. UVMGen speeds VIP creation by reactively generating code that uses only the best industry strategies. Now, recent college graduates can create environments that will withstand any guru's code review and they'll be running tests in a matter of hours, not months. At integration levels, simply click in these lower level environments to create cluster and chip level testbenches. UVMGen ensures seamless compatibility for UVC and environment reuse, making development and integration a snap.

#### **Biography**

Ben Delsol has been a DV engineer with a passion for improving quality of work with automation. For more than 15 years, Ben has been a part of creating and observing industry best practices at companies such as Intel, Qualcomm, Samsung and Microsoft. He leaves his mark at these companies creating tools that transform the way work is done. Now Ben has started his own company, UVMGen LLC, which is positioned to change the way the world does DV. Never has a SystemVerilog code generation tool been created with this degree of intelligence and Ben is excited to introduce it here at the Tessolve DV Conference in Austin.





#### Intro

- Who am I?
  - o Ben Delsol DV engineer formerly at Intel, Qualcomm, Samsung and Microsoft.
- What I care about?
  - Clean code.
  - Methodology best practices.
  - Not wasting brain energy.
    - Divide, reuse and conquer.
    - Automating redundant problems.



#### The idea of UVM is spot on

- Common procedures and methodologies across the industry.
- Clear coding and separation of testbench concerns.
- Reusable protocol agents.
- Reusable block level environments.
- Decades of verification best practices rolled into one methodology.



#### Some best practices from the last 15 years...

- Pass down config object over config db
   Interface harnesses
- Use slave sequences with late response
- randomization

  Reset methodology: don't kill sequences
  with the sequencer

   Use sequence, BFM and config factory
  overrides

   Scale UVC, sub-env, config and TLM instances
- Use virtual sequences over phase jumping at runtime
- No virtual sequencers
- Use objections wisely
- Use constraint policies over inheritance
- DUT parameter passing to VIP
- Abstract/concrete classes

- Conditional instantiation of static verification elements at compile time
- Use standalone testbench for UVC development
- And many more...



<del></del>	

# Abstract/concrete classes o Any component which uses a virtual interface handle to a parameterized interface must be o Define a BFM class in the parameterized interface.

- parameterized, and so too must all its component ancestors (ie test, env, agents, drivers, monitors all must be parameterized! Possibly configs, sequencers and sequences too).
- Have the component initiate the BFMs construction with the abstract/concrete design
- o Retain the BFMs access to it's config object, UVM printing and ability to be overridden by the
- Can be used for access of protocol dieckers and signal checkers too.

#### DUT parameter passing to VIP

- · Problem:
  - The verification environment of a parameterized design must also have access to those parameters. Same problem as getting access to a parameterized virtual interface handle, type specialization of many classes can become very cumbersome to manage.
- Solution:
  - o In your interfaces, collect parameter values in an object and put the object in the uvm\_config\_db.
  - $\circ \quad \text{In your configuration, get the object with parameter values out of the $uvm\_config\_db.} \\$
  - o In your interface harness, collect DUT parameter values in an object and put them in the uvm config db.
  - $\circ \quad \text{In your env-config, get the object with parameter values out of the uvm\_config\_db.} \\$



#### Use constraint policies over inheritance

- Problem:
  - o Mixing and matching constraints via inheritance causes a lot of copy and paste/repeat of constraint code. How to DRY up my code (ie. not repeat myself)?
- Solution:
  - $\circ$   $\;$  Write your constraint once in a policy object. Then apply the policy objects on the sequence item, sequence or config object as needed.
  - o In your test, factory override sequences, configs with the new classes that apply these



#### Interface harness

- - $\circ$   $\,$  Code which handles connectivity of the design to interfaces, access to BFMs and DUT parameters is not reusable from the block level to upper levels of integration.
- - $\circ \quad \text{An interface harness defines the connectivity of all interface signals to design signals and can} \\$ be reused/bound into the DUT at block level as well as upper levels of integration.
  - o It encapsulates access to BFM concrete creation classes through the config db.
  - o It encapsulates collecting and setting DUT parameters in the config db.




#### No virtual sequencers - pass sequencers to the vseq

#### Problem:

 How to get sequencers and configuration objects to virtual sequences and their sequences in a simple yet reusable way? le. reuse the virtual sequence in upper levels of integration where its environment and virtual sequencer might not be instantiated.

#### Solution

- o Set sequencers and configuration objects with virtual sequence setter functions.
- Define a set\_sequencers(virtual\_sequence\_base vseq) function in the base test which assigns
  agent sequencer handles to the top virtual sequence.
- Define a set\_sequencers(virtual\_sequence\_base vseq) in the virtual\_sequence\_base class which assigns agent sequencer handles to lower level virtual sequences.



### Scale UVC, sub-env, config and TLM instances at runtime

#### Problem:

 Compile-time instance scaling requires a proliferation of parameter passing via class type specializations.

#### Solution:

- o Collect DUT parameters at runtime and make available to env and agent configs.
- o Construct agents and sub-env instances as needed.
- o Construct env-config and agent config instances as need.
- o Construct/connect scoreboard, predictor and coverage TLM as needed.
- o Construct sub-env predictors as needed.



### Conditional instantiation of static verification elements at compile time

#### Problem:

 Sub-environments and SVA may not be needed in every test regression and can bog down fullchip simulation performance.

#### Solution:

- Make instantiation of static verification sub-elements, such as interfaces, protocol checkers and signal checkers, conditional at compile time.
- Create clear, easy to use macro definitions to disable binding of verification elements individually or all at once.
- Enable verification sub-environments and/or SVA as needed for debug.



#### But the UVM dream is not today's reality

- Current state:
  - o Tight schedules.
  - o A daunting programming effort.
  - $\circ\quad$  Some UVM best practices unknown or time-consuming to implement.
- The result:
  - o Careful implementation of best practices for reuse and scalability
  - Get it verified. On time. However possible.
  - Monolithic verification decisions made to hit deadlines.
  - Hacks to fix hacks.



#### Introducing UVMGen Technology

- With the best DV practices across the industry distilled and encoded into the UVMGen code generator, users can stand on the shoulders of DV experts.
- Generate world-class VIP in an instant, reuse at a click and scale with ease.
- Now everybody can code like a guru and capitalize on the UVM promise letting verification productivity, reuse and confidence shoot through the roof.







## **Track Session**

# Training Session - 2 **Lonestar Ballroom – Salon C**

#### **FLOOR PLAN**



We would be grateful if you could move to the track session as quickly as possible.

# **Doug Smith**

#### **Doulos**

Engineer / Instructor

#### **Using Non-Determinism with Formal**

#### **Gold Sponsor**

#### **Abstract**

The use of non-determinism with formal is how formal is able to manage large state spaces and still arrive at a quick solution. Non-determinism plays a part in writing our formal constraints, formal targets, and formal abstractions. In this formal tutorial session, we'll explain what non-determinism is, how it's used, and show lots of examples so you can take advantage of non-determinism in verifying your designs.

#### **Biography**

Doug Smith is a verification engineer and instructor for Doulos based in the Austin Texas area with expertise in UVM and formal technologies. He has been using formal technology for several decades, performing formal verification on many kinds of designs and formal applications. Likewise, he has provided formal application support at both Jasper and Mentor/Siemens EDA. At Mentor/Siemens EDA, he served as a formal specialist and verification consultant, where he provided both formal consulting and developed an automotive functional safety formal app for performing formal fault campaigns. At Doulos, he delivers training in verification methodologies like UVM, SystemVerilog, and formal technology.

Doug holds a masters degree in Computer Engineering from the University of Cincinnati and a bachelors degree in Physics and Biology from Northern Kentucky University. Currently, he resides in Paige Texas with his wife and family on a small farm where he raises bees, cows, horses, chickens, and pigs and loves driving a tractor.





### **ESL & Verification Methodology**

- » SystemVerilog » UVM
- » SystemC » TLM-2.0 » Formal

### **Hardware Design (ASIC / FPGA)**

- » VHDL » Verilog » SystemVerilog
- » Tcl » AMD » Intel FPGA

### **Arm & Embedded Design**

- » Arm Cortex A/R/M Series » C » C++
- » RTOS » Linux » Yocto » Security

### **AI & Deep Learning**

- » Edge AI » Deep Learning
- » Python




### Practice - Share - Learn

Simulate your hardware description code in a web browser for free


Call +1-888-GO-DOULOS to discuss your training needs www.doulos.com




# How nondeterminism accelerates formal verification → Randomness in formal • Nondeterminism accelerates formal • Wrap-up





# Determinism in algorithms is reproducibility of results with the same inputs Simulation Order of process execution is nondeterministic Everything else is deterministic - random stability + reproducibility Formal Algorithms are nondeterministic – different results every time! I.e., randomness is built into formal by default Randomness is not just for simulation!





But Wait, There's More	DOULOS
Randomness (nondeterminism) in formal also helps with  Reducing the cone of influence  Abstracting away complexity  Simplifying property writing  Dealing with inconclusives	
Copyrig	6



















Randomness in formal
 Nondeterminism accelerates formal
 Wrap-up











# Nondeterminism accelerates formal verification Nondeterminism accelerates formal Reducing the cone of influence Simultaneous testing Faster property development Handling inconclusives Abstractions

```
Symbolic Constant

Symbolic constants do not change once initialized

bit [7:0] index;


assume property ( ##1 $stable(index) );


Symbolic constant


assert property ( request[index] |=> grant[index] );


All indices proven at the same time


Simplifies modeling and reduces analysis effort
```













# Nondeterminism accelerates formal Nondeterminism accelerates formal Reducing the cone of influence Simultaneous testing Faster property development Handling inconclusives Abstractions


```
Set proof depth = 5000
Cut Points
  always @ (posedge reset or posedge clock)
   stopat count
        count <= 0;
                                                                snip_driver count
  assign en1 = (count == 16'h01ff);
assign en2 = (count == 16'h07ff);
assign en3 = (count == 16'h3fff);
                                                                netlist cutpoint count
  always @(posedge clock)
  begin: fail_eventually
  if (enl)
  array[address1] <= data_in; // Bounds check</pre>
                                                                   Fails at depth=1
    array[address2] <= data_in; // Bounds check
if (en3)</pre>
                                                                   Fails at depth=1
      array[address3] <= data_in; // Bounds check</pre>
                                                                   Fails at depth=1
```

# Nondeterminism accelerates formal Nondeterminism accelerates formal Reducing the cone of influence Simultaneous testing Faster property development Handling inconclusives Abstractions


# Counters have a large state space A counter abstraction can reduce the state space for formal always @( posedge reset or posedge clock ) if ( reset ) count <= '0; else begin count <= count + 1; Abstraction must provide functionality for: Correct initialization Counter behavior (including wrapping)







# How nondeterminism accelerates formal verification Randomness in formal Nondeterminism accelerates formal ⇒ Wrap-up



# Thank you for attending We hope you found this information helpful!






## **Track Session**

# VHDL Verification **Lonestar Ballroom – Salon D**

#### **FLOOR PLAN**



We would be grateful if you could move to the track session as quickly as possible.

### Jim Lewis

# **SynthWorks Design Inc**VHDL Verification Specialist

## OSVVM in a Nutshell, VHDL's #1 Verification Methodology

### **User Paper**

### **Abstract**

OSVVM is an advanced verification methodology that defines a VHDL verification framework, verification utility library, verification component library, scripting API, and cosimulation capability that simplifies your FPGA or ASIC verification project from start to finish. Using these libraries you can create a readable, powerful, and concise testbench that will boost productivity for either low level block tests (unit tests) or complex FPGA and ASIC tests.

OSVVM is developed by the same VHDL experts who have helped develop VHDL standards. We have used our expert VHDL skills to create advanced verification capabilities that provide:

- A structured transaction-based verification framework using verification components.
- A common, shared transaction API for address bus (AXI4, Avalon, ...) and streaming (AXI Stream, UART) verification components.
- Improved readability and reviewability by the whole team including software and system engineers.
- Improved reuse and reduced project schedules.
- Buzz word features including Constrained Random, Functional Coverage, Scoreboards, FIFOs, Memory Models, error logging and reporting, and message filtering that are simple to use and work like built-in language features.
- A common scripting API to run all simulators. OSVVM scripting supports GHDL, NVC, Aldec Riviera-PRO and ActiveHDL, Siemens Questa and ModelSim, Synopsys VCS, and Cadence Xcelium.





- A Co-simulation capability that supports running software (C++) in a hardware simulation environment.
- Unmatched test reporting with HTML based test suite reports, test case reports, and logs that facilitate debug and test artifact collection.
- Support for continuous integration (CI/CD) with JUnit XML test suite reporting.
- A rival to the verification capabilities of SystemVerilog + UVM.

OSVVM has grown rapidly during the COVID years, giving us better capability, better test reporting (HTML and Junit), and scripting that is simple to use (and works with most VHDL simulators). This presentation will show how these advances fit into the overall OSVVM Methodology.

Looking to improve your VHDL verification methodology? OSVVM provides a complete solution for VHDL ASIC or FPGA verification. There is no new language to learn. It is simple, powerful, and concise. Any VHDL engineer can write either tests or verification components.

Each piece/capability of OSVVM can be used separately. Hence, you can learn and adopt pieces as you need them.

Maybe your EDA vendor has suggested that you should be using SystemVerilog for verification. According to the 2022 Wilson Verification Survey [1], for both FPGA design and verification, VHDL is used more often than Verilog or SystemVerilog. Likewise, in the survey you will find that OSVVM is the #1 VHDL verification methodology.

[1] <u>https://blogs.sw.siemens.com/verificationhorizons/2022/11/21/part-6-the-2022-wilson-research-group-functional-verification-study/</u>

### Biography

Jim Lewis is an innovator and leader in the VHDL community. He has 30 plus years of design and teaching experience. He is the Chair of the IEEE 1076 VHDL Standards Working Group. He is a co-founder of the Open Source VHDL Verification Methodology (OSVVM) and the chief architect of the packages and methodology. He is an expert VHDL trainer for SynthWorks Design Inc. In his design practice, he has created designs for print servers, IMA E1/T1 networking, fighter jets, video phones, and space craft.

Whether teaching, developing OSVVM, consulting on VHDL design and verification projects, or working on the IEEE VHDL standard, Mr Lewis brings a deep understanding of VHDL to architect solutions that solve difficult problems in simple ways.

### OSVVM in a Nutshell, VHDL's #1 Verification Methodology

Jim Lewis OSVVM Chief Architect IEEE 1076 VHDL Working Group Chair VHDL Training Expert at SynthWorks Jim@SynthWorks.com

### OSVVM in a Nutshell

Copyright © 2020 - 2023 by SynthWorks Design Inc. Distributing a pdf version of this document in whole for individual usage is permitted Printing a paper version of this document in whole for individual usage is permitted. All other rights reserved.

In particular, without express written permission of SynthWorks Design Inc, You may not distribute powerpoint versions of this document You may not alter, transform, or build upon this work, You may not use any material from this guide in a group presentation, tutorial, training, or classroof more than the guide in a group presentation, You must include this page in any printed copy of this document.

This material is derived from SynthWorks' class, VHDL Testbenches and Verification

This material is updated from time to time and the latest copy of this is available at http://www.SynthWorks.com/papers


### OSVVM in a Nutshell


- Agenda
  - What is OSVVM?
  - OSVVM Verification Framework
  - Verification Components
  - Test Sequencer
  - Writing Directed Tests
  - Constrained Random Tests
  - Scoreboards
  - Functional Coverage
  - Intelligent Coverage Random
  - Protocol and Parameter Checks
  - **Test Reporting**
  - Scripts


#### **Background**

- About Jim Lewis
  - 30 years: VHDL Design and Verification Active in IEEE VHDL WGs • 20+ years: • 15+ years: IEEE VHDL WG chair
  - Chief Architect of OSVVM
  - VHDL Consultant and Trainer for SynthWorks
- SynthWorks provides VHDL Training
  - Comprehensive VHDL Introduction
  - VHDL Coding for Synthesis
  - Advanced VHDL Testbenches and Verification OSVVM Bootcamp


OSVVM is developed by the same VHDL experts who have helped develop VHDL standards.










<u>OSVVM</u>	<u>Histo</u>	<b>ry</b>
	1997	Transaction Framework, TbUtilPkg
SynthWorks Classes	2006	RandomPkg, ResolutionPkg, ScoreboardPkg, MemoryPkg
ciasses	2010	CoveragePkg
	2011	RandomPkg, CoveragePkg
	2015	AlertLogPkg, TranscriptPkg, MemoryPkg
	2016	ScoreboardGenericPkg, TbUtilPkg, ResolutionPkg
OSVVM	2018	Axi4Lite, AxiStream, UART
and SynthWorks Classes	2020	Scripting, Specification Tracking, MIT, Virtual Interfaces, Axi4 Full and AxiStream, both with Bursting
ciasses	2021	Singleton Data Structures, HTML & JUnit XML reports
	2022	HTML Log & Scoreboard Reports, Code Coverage Reports, Ethernet VC, Arrays of Transaction Interfaces
l	2023	Co-simulation of C++ Software in a Hardware Simulator VC with delay randomization, Specification Tracking Part 2







#### Step 1: Transaction Interface = Record type AddressBusRecType is record Rdy : RdyType ; Control / Ack : AckType ; Operation : AddressBusOperationType ; Address : std\_logic\_vector\_max\_c ; : integer\_max ; DataToModel : std\_logic\_vector\_max\_c ; Information DataFromModel : std\_logic\_vector\_max\_c ; DataWidth : integer\_max ; end record AddressBusRecType ; • The record is an "inout" port • The "magic" is in the types and resolution functions (from ResolutionPkg) Long term plan is to migrate to VHDL-2019 Interfaces Only requires a mode view declaration for the record

			_
		 	_
			_
		 	_
			_
	 	 	_
	 	 	_
	 	 	_
		 	_
	 	 	_
	 	 	_
			_
			_
	 	 	_
			_
	 		_

```
Step 3: Verification Components

entity Axi4Manager is
generic (
    tperiod_Clk : time := 10 ns ;
    . . .
    tpd_Clk_RReady : time := 2 ns
);
port (
    -- Globals
    Clk : in std_logic;
nReset : in std_logic;
nReset : in std_logic;
-- AXI Master Functional Interface
AxiBus : inout Axi4RecType;

-- Testbench Transaction Interface
TransRec : inout AddressBusRecType
);

Transaction Interface
TransRec : inout AddressBusRecType
```

```
Step 3: Verification Components


TransactionHandler: process
begin

WaitForTransaction(
    Clk => Clk,
    Rdy => TransRec.Rdy,
    Ack => TransRec.Ack
);

-- Decode and execute the transaction
case TransRec.Operation is
when WRITE_OP =>
    AxiWrite(TransRec.Address, TransRec.Data, ...);
when READ_OP =>
    AxiRead (TransRec.Address, TransRec.Data, ...);
when ... =>
    -- Other Transactions
end case;
end process TransactionHandler;
Benefit: Coding OSVVM VC is well within the capabilities of any VHDL engineer
```

# Simplifying VC Development Observation: Some interfaces do the same transactions Address Bus Interfaces (AXI4, Avalon, ...) do read and write Streaming Interfaces (AXI5tream, UART, ...) do send and get For these interfaces, Model Independent Transactions (MIT) define Transaction Interface (record) and Transaction API (procedures) ... Address Bus MIT (basic subset) type AddressBusRecType is record . . .; Write (AddrRec, iAddr, iData); Read (AddrRec, X"1111\_1110", oData); ... ... Stream MIT (basic subset) type StreamRecType is record . . .; Send (TxRec, iData [, iParam]); Get (RxRec, oData [, oParam]);

				-
	 	 	 	-
	 	 	 	_
				-
				_
	 	 		-
	 	 	 	_
	 	 		_
				_
		 		-
	 	 		_
	 	 	 	_
				-
	 			-
	 	 	 	-



```
OSVVM Makes Writing Tests Easy
• Call transactions such as Send, Get, and Check
                                   RxProc : process
  variable RxD : ByteType;
 TxProc : process
 begin
                                   begin
   Send (TxRec, X"10") ;
                                     Get(RxRec, RxD) ;
                                     AffirmIfEqual(TBID, RxD, X"10");
                                     Check (RxRec, X"11");
   Send (TxRec, X"11") ;
   WaitForBarrier(...) ;
                                     WaitForBarrier(TestDone);
end process TxProc ;
                                  end process RxProc ;

    Test Output for AffirmIfEqual

%% Log PASSED In TB, Received: 10 at 2150 ns
%% Alert ERROR In TB, Received: 08 /= Expected: 10 at 2150 ns
OSVVM Makes Randomization Easy
• Why Randomize?

    Directed test of a FIFO (tracking words in FIFO):

 • Constrained Random test of a FIFO:
• Key Benefits:

    Generates realistic stimulus in a timely fashion (to write)

    Ideal for large variety of similar items

      • Modes, sequences, network packets, processor instructions, ...
                                                                            22
OSVVM Makes Randomization Easy

    Randomize a value in an inclusive range, 0 to 15, except 5 & 11

  Data1 := RV.RandInt(Min => 0, Max => 15) ;
Data2 := RV.RandInt(0, 15, Exclude => (5,11) ) ;

    Randomize a value within the set (1, 2, 3, 5, 7, 11), except 5 & 11

  Data3 := RV.RandInt( (1,2,3,5,7,11) ) ;
Data4 := RV.RandInt( (1,2,3,5,7,11) , Exclude => (5,11) ) ;
• Weighted Randomization: Weight, Value = 0 .. N-1
  Data5 := RV.DistInt ( (7, 2, 1) ) ;
• Weighted Randomization: Value + Weight
                           -- ((val1, wt1), (val2, wt2), ...)
Int( ((1,7), (3,2), (5, 1)) ;
  Data6 := RV.DistValInt( ((1,7)
 By itself, this is not constrained random
OSVVM Constrained Random Tests
    Code Pattern + Randomization + Transaction Calls
            process
    variable RV : RandomPTvpe ;
 for I in 1 to 10000 loop

case RV.DistInt( (70, 10, 10, 5, 5) )

when 0 => -- Nominal case 70%

Operation := UARTTB_NO_ERROR;
                                                          Randomize Operation
                                                             Nominal 70%
        TxD:= RV.RandSlv(0, 255, Data'length) ;
                     -- Parity Error 10%
        hen 2 => -- Stop Error 10%
Operation := UARTTB_STOP_ERROR ;
TxD:= RV.RandSlv(1, 255, Data'length) ;
                                                             Stop Error
      when . . . -- (3 and 4)
    end case ;
                                                              Do Transaction
    Send(TxRec, TxD, Operation);
 end loop ;
```

```
Constrained Random and Checking?
  For checking, RxProc could repeat the randomization from
 TxProc, however, this is tedious and potentially error prone.
TxProc : process
variable TxD : ByteType;
variable RV : RandomPType;
                                     RxProc : process
variable ExpD : ByteType;
variable RV : RandomPType;
begin
                                      begin
  for I in 1 to 10000 loop
                                        for I in 1 to 10000 loop
     case RV.DistInt((. . .))
                                          case RV.DistInt((. . .))
     Send(TxRec, TxD, Op);
                                          Check(TxRec, ExpD, Op);
  end loop ;
                                        end loop ;
  WaitForBarrier(TestDone);
                                        WaitForBarrier(TestDone);
end process TxProc ;
                                      end process RxProc ;
```

Scoreboards

• Simplify self-checking when data is minimally transformed

Generation Process
Push(SB, ...)
Send(...)

T

4A, 4B, 4C, ...

• Internally it is a FIFO + Checker
• Uses package generics to support different types
• Handles small data transformations
• Handles out of order execution
• Handles dropped values

```
package ScoreBoardGenericPkg is

package ScoreBoardGenericPkg is

generic(
    type ExpectedType;
    type ActualType;
    function Match(...) return boolean;
    function expected to string(...) return string;
    function actual to string(...) return string;
    improcedure NewID (...);
    procedure Push (...);
    procedure Pop (...);
    impure function Pop (...) return ExpectedType;
    impure function Empty (...) return boolean;

    type ScoreBoardPType is protected
    ...
    end protected ScoreBoardPType;
end ScoreBoardGenericPkg;
```

OSVVM Scoreboards: Generic Instance							
library ieee ; use ieee.std_logic_1164.all ; use ieee.numeric_std.all ;							
package ScoreBoardPkg slv is new osvvm.ScoreBoardGenericPkg							
<pre>generic map ( ExpectedType</pre>							
<pre>package ScoreBoardPkg_int is new osvvm.ScoreBoardGenericPkg generic map (    ExpectedType =&gt; integer,    ActualType =&gt; integer,    match =&gt; "=""    expected_to_string =&gt; to_string,    actual to string =&gt; to string</pre>							
) ; Both in OSVVM Library							

_	 		 
_	 	 	 
_	 	 	 
_	 	 	 
_	 	 	 
_	 	 	 
_	 	 	 
-	 	 	 
_			
_			
_			
_	 	 	 
_	 	 	 
_		 	 
_		 	
_		 	 
-			
_		 	
- -			
- - -			
- - -			
- - -			
-			
- - -			
- - -			
- - - -			
- - - -			
- - - -			
- - -			
- - -			
-			
- - - -			
-			
- - - -			
-			
- - - -			
-			
-			
-			
-			

```
Using OSVVM's Scoreboard is Easy
  use osvvm.ScoreboardPkg_slv.all ;
   signal SB : ScoreboardIDType ;
  SB <= NewID("SB", ModelID) ; -- Constructor in ControlProc
                                         RxProc : process
variable RxD :
variable RV :
  TxProc : process
  begin
                                         begin
    for I in 1 to 10000 loop
       case RV.DistInt((. . .)) is
                                           for I in 1 to 10000 loop
        end case ;
                                              Get(RxRec, RxD, RxOp);
Check(SB,(RxD, RxOp));
       Push(SB,(TxD, Op));
Send(TxRec, TxD, Op);
                                           end loop ;
     end loop ;
                                           WaitForBarrier (TestDone);
   OSVVM's Data Structures (SB, FIFO, FC, and Alerts) use singletons
     Singletons use ordinary types and constructors (NewID)

    Easier than our older methodology which uses protected types

 Functional Coverage
 • What: Code that tracks that items in the test plan occur
   • Tracks requirements, features, and boundary conditions
 · Why?
   • With Randomization, how do you know what the test did?
   • Test Done = Functional Coverage and Code Coverage @ 100 %

    Item Coverage (aka Point Coverage)

   • Track relationships within a single object
   • Bin transfer sizes into: 1, 2, 3, 4-127, 128-252, 253, 254, 255

    Cross Coverage

   • Track relationships between independent objects
   • Has each set of registers been used with each input of an ALU?
 · Why not just use code coverage?
   • Code coverage tracks code execution
   · Misses anything not in code (bins, uncorrelated items)
 CoveragePkg

    CoveragePkg simplifies coverage definition, collection, and reporting

   • Internally it has a data structure and configuration parameters

    Implemented as a singleton in CoveragePkg

    The singleton API defines the coverage capabilities

function GenBin ( . . . ) return CovBinType
type CoverageIDType is . .
impure function NewID(Name : string; ...)
  return CoverageIDType ;
procedure AddBins (ID : CoverageIDType; CovBin : CovBinType ) procedure AddCross(ID : CoverageIDType; Bin1, Bin2, . . . : Cov
                                                               : CovBinType );
procedure ICover (ID : CoverageIDType; val : integer ) ;
procedure ICover (ID : CoverageIDType; val : integer_vector ) ;
impure function IsCovered (ID : CoverageIDType) return boolean ;
procedure WriteBin (ID : CoverageIDType) ;
procedure WriteCovHoles (ID : CoverageIDType) ;
 OSVVM Functional Coverage is Easy
 • For the UART, we track the following items
                                Status Register Values
                                    Stop
                                                               Integer
    Condition
                            Error
                                    Error
                                                               Value(s)
    Normal Transfer
    Parity Error
                           Λ
                                   Λ
    Stop Error
     Parity & Stop Error
                                                               9-15
    Break Error
```

```
OSVVM Functional Coverage is Easy
  architecture CR_1 of TestCtrl is
                                                      Coverage Object
  RxProc : process
                                           Construct the Data Structure
    RxCov <= NewID("RxCov", TB_ID);
                                                 Define coverage model
     wait for 0 ns ;
     AddBins(RxCov, GenBin(1))
                                                 -- Normal
                                                    Parity Error
    AddBins(RxCov, GenBin(5))
AddBins(RxCov, GenBin(7))
                                                 -- Stop Error
                                                    Parity + Stop
     AddBins(RxCov, GenBin(9, 15, 1));
                                                 -- Break
     for I in 1 to 10000 loop
       Get(RxRec, RxD, RxOp);
       Check(SB,(RxD, RxOp));
       ICover(RxCov, to_integer(RxOp));
     end loop ;
                           Functional Coverage with OSVVM is as
                            simple and concise as language syntax.
 OSVVM Intelligent Coverage Randomization
 Randomize Using Functional Coverage Holes
TxProc : process
  variable StimCov : CoverageIdType ;
begin
  StimCov := NewID("StimCov", TB ID) ;
                                                           Constructor
  wait for 0 ns;
AddBins(StimCov, "NORMAL", 7000, GenBin(1) );
AddBins(StimCov, "PARITY", 1000, GenBin(3) );
AddBins(StimCov, "STOP", 1000, GenBin(5) );
Weights
                                                            Coverage Goals =
  for I in 1 to 10000 loop
                                                           Randomize
    iOperation := GetRandPoint(StimCov) ;
case iOperation is
                                                            Similar actions to
                    . . . -- Nominal 70%
       when 1 =>
       when 3 =>
                                                            constrained
                                                            random
     end case ;
     Push (SB, (Data, Operation) )
                                                            Do transaction &
    Send(TRRec, Data, Operation);
ICover(StimCov, iOperation);
wait for Idle * UART_BAUD_PERIOD_115200;
  end loop ;
                     Intelligent Coverage goes beyond what SV does
 OSVVM Protocol and Parameter Checkers
  Protocol Check: OE and WE of a RAM never asserted simultaneously
  SimultaneousAccessCheck: process
  begin
    wait on iCE, iWE, iOE;
    AlertIf(SramAlertID, (iCE and iWE and iOE) = '1',
         "nCE, nWE, and nOE are all active");
  end process SimultaneousAccessCheck ;
      Alerts signal errors and keep counts in the AlertLog data structure
    · Alert Levels: FAILURE, ERROR (default), WARNING

    Controls: StopCount, PrintCount, <u>Enable</u>/Disable

  SetAlertStopCount(ERROR, 20); -- Stop when 20
SetAlertPrintCount(CpuID, ERROR, 10); -- Limit printing
-- Disable Alerts
    • Alerts are enabled by default and rarely disabled
 OSVVM Logs Simplify Debug
 • Logs are conditional printing
  TxProc : process
  begin
    Log(TbID, "Sequence 1 Starting", ALWAYS) ;
    Log(TbID, "Test Last Failed Here", DEBUG) ; -- Disabled

    Log Levels: ALWAYS (default), DEBUG, INFO, FINAL, PASSED

    · Logs only print when enabled.

    Controls: Enable/<u>Disable</u>

                                            -- Disable Alerts
 SetLogEnable(DEBUG, FALSE) ;
 · Log output for above
  %% Log
           ALWAYS In TB, Sequence 1 Starting at 2200 ns
   • Message with level DEBUG does not print since it is disabled
```

```
Test Finalization
 ControlProc : process
   SetTestName("UartRx1") ;
       . - Test Initialization
                                                     Stop until Test Done
or 5 ms has passed
   WaitForBarrier(TestDone, 5 ms) ;
   AlertIf(TBID, NOW >= 5 ms, "Test timed out") ;
   AlertIf(TBID, not Empty(SB), "Scoreboard not empty");
   AlertIf(TBID, GetAffirmCount < 1, "Checked < 1 items") ;
   AffirmIfNotDiff("UartRx1.log", "Checked/UartRx1.log");
                                                    Create Reports
   std.env.stop ;
   wait ;
 end process ControlProc
OSVVM Test Watch Dog
• Purpose: Stop a process until all processes have reached the barrier
signal TestDone : integer_barrier := 1;
 ControlProc : process
                                           TestProc1 : process
   SetTestName("UartRx1");
                                            WaitForBarrier(TestDone);
   WaitForBarrier(TestDone,5 ms);
                                           TestProc2 : process
   ReportAlerts ;
                                            WaitForBarrier(TestDone);
   std.env.stop(GetAlertCount) ;
 end process ControlProc ;

    Benefit

    • With "TestDone", simulator scripts do not need to know run length
    • The 5 ms is a time out – aka watch dog timer on the test
                                                                         38
Including the OSVVM Library is Easy

    OSVVM Includes numerous packages.

    To simplify this, OSVVM library provides context declarations

   OSVVM Utility Library, Random, Coverage,
library osvvm ;
   context osvvm.OsvvmContext ;
                                                -- All OSVVM packages
    AXI4 Model Library
library osvym axi4
   context osvvm_axi4.Axi4Context;
                                                -- AXI4 Full VC
   context osvvm axi4.Axi4LiteContext ; -- AXI4 Lite VC
   context osvvm_axi4.AxiStreamContext ; -- AXI Stream VC
    UART Model Library
Library osvvm_uart
   context osvvm_uart.UartContext ;
                                                -- UART VC
 -- DPRAM Model Library
Library osvvm_dpram ;
   context osvvm_dpram.DpRamContext;
                                                -- DpRam VC
My Scripts Before OSVVM
 et DIR_SRC [file dirname [status file] ]
                                                         Source Location
 set LIB_NAME osvvm_TbUart
.f {![file isdirectory ./VHDL_LIBS/${LIB_NAME}} {
  vlib ./VHDL_LIBS/${LIB_NAME}
                                                         Create Libraries
                                                         & Map to them
vcom -2008 -work $LIB_NAME ${DIR_SRC}/TestCtrl_e.vhd
vcom -2008 -work $LIB_NAME ${DIR_SRC}/TbUart.vhd
vcom -2008 -work $LIB_NAME ${DIR_SRC}/TbUart_SendGet1.vhd
                                                       Compile
vsim -lib ${LIB_NAME} TbUart_SendGet1
add wave -r /TbLedFlasher/*
run 40 us
                                                       Simulate, add
                                                        waves, & run

    Issues


    Need help (TCL code) to find the source directory

    Simulator Specific

   • Simulator API repeats the same information on many calls
```












Test Ca		-	-	Report			Ti-	nks	
Available Re Alest Recort Fundamic Covening Specifics Scorebour Religion (A Remota) Link in Struktion Results Tabled MeasureResults Tablet Covernity of the Struktion Struktion Covernity of the Struktion Struktion Covernity of the Struktion Struktion Covernity of the Struktion Covernity of t	List	BERKY					}	Alert F Functi Scoret Simula Test C	Report onal Coverage Report poard Reports ation Results ase Transcript o Build Summary
TbAxi4_MemoryReadWrite TbAxi4_MemoryReadWrite TbAxi4_MemoryReadWri	teDemo1 Alert	Settings					}		<u>eport</u> gs (hidden) s (hidden)
FbAxi4_MemoryRead	dWriteDemo	o1 Coverag	e Report				) Eu		nal Coverage Report
Cov1 Coverage Model Cov2 Coverage Model Cov1b Coverage Model Cov2b Coverage Model	Coverage: 37 Coverage: 57 Coverage: 5 Coverage: 5	7.5 io.o					\$		t for each FC model in nch (each hidden)
FbAxi4_MemoryRea	dWriteDemo	o1 Scorebo							
Name	ParentName	ItemCount	ErrorCount	ItemsChecked	ItemsPopped	ItemsDropped	FifeCount	7	
WithAddissiPIPO	memory_1	40	0	0	40		0		Coordboard Danast
WithOuts/file	memory_1	150	0	0	150	0	0		Scoreboard Report
Withelesponsel Ito	memory_1	40	0	.0	40		0		0 711 6 1
ReadAddressFifo	memory_1	40	0	0	40		0		One Table for each
Read(ataFit)	memory_1	150	0	0	150	1	0	_	Scoreboard type.
WriteResponse Scoreboard	menager_1	40	0	40	40		0		One row in table for
	meneger_1	150	0	190	150		0		
ReadResponse Scoreboard									
WiteAddressFIFO	menager_1	40	0	0	40	1	0		each scoreboard.
	menager_1 menager_1 menager_1	40 150 40	0	0	40 130 40		0		each scoreboard.






## 



# ### Comment of the Co

### Profest Black Performance | Profest Black | Performance | Performanc








Tessolve is the leading engineering service/ solution provider with 3000+ employees worldwide and a full breadth of pre-and post-silicon expertise. Tessolve provides a one-stop-shop solution with full-fledged hardware and software capabilities, including its advanced silicon and system testing labs. We have Test labs in India, the US, Malaysia, and Singapore.

Tessolve offers complete Turnkey ASIC Solutions, from design to packaged parts. We are actively investing in the R&D center of excellence initiatives such as 5G, mmWave, high power PMICs, HSIO, HBM/3D/Chiplets, system-level tests, advanced verification methodologies, and others.

Tessolve also offers end-to-end product design services in the embedded domain from concept to manufacturing under an ODM model with application expertise in Avionics, Automotive, Data Centre/ Enterprise, Industrial/IoT, and Wireless segments. We are ISO 9001:2015 certified and our Embedded team is ISO9001 & EN9100 Quality certified.

Visit www.tessolve.com for more information.



### Mike Bartley

Senior Vice President VLSI Design

+44 (0)779 630 7958 mike.bartley@tessolve.com

### **Marc Waugh**

Director Sales & Marketing

512-461-4017 marc.waugh@tessolve.com

### **Tessolve DTS Inc**

4210 South Industrial Drive STE 140

Austin, TX 78744, USA

Email: sales@tessolve.com

## **Notes**

### **TESSOLVE**

### SILICON AND SYSTEMS SOLUTION PART



### **INDUSTRY FOCUS**



**Automotive** 



Data Centre/ **Enterprise** 



Industrial/IoT



**Avionics** 



**Semiconductor** 





We hope you have found the conference interesting and informative

Slides and recordings will be available on the Tessolve Website

https://www.tessolve.com/verification-futures/vf2022/

