RENESAS'S CONTRIBUTION TO ACCELLERA UVM-(A)MS





© 2023 Renesas Electronics Corporation. All rights reserved.



Agenda

- Why UVM-MS
- Verilog-AMS Simulator DC OP / Transient behavior
- UVM MS Bridge to analog resource (UVM->AMS/DMS Connection)
- UVM-MS Phasing Requirement
- UVM messaging from AMS files and \$root cells



WHY UVM-MS



UVM

- UVM is the industry standard methodology for reusable metric driven verification
- UVM-MS is the standardisation of analogue/mixed signal extensions for UVM
 - Allows UVM to be more mixed-signal aware
 - Improved verification of analogue/mixed-signal designs
 - Same degree of thoroughness for both analogue and digital parts
- Originally named UVM-AMS but focus is to support any MS system; DMS, RNM, Spice or a mixture
- Metric-driven verification suits following objectives due to verification space size
 - Verifying analogue performance under large set of digital configurations
 - Digital control system transitions interacting with analogue functions
 - Dynamic control between analogue & digital circuits under wide range of conditions
 - Finding problems with A/D interaction in unexpected corner cases
- Randomisation is not mandatory and benefits are gained even when using directed tests
 - Standard methodology
 - Plug & play reuse of existing UVM components
 - Rich debug & messaging scheme integrated with simulator







UVM-MS REQUIREMENTS

- Apply UVM methods and techniques to AMS circuits and systems while allowing DMS/RNM.
- Enable a single environment to work whether it is DMS/RNM or AMS by changing the abstraction of the DUT.
- Extend the use of UVM components, and extensions thereof, into the physical layer enabling AMS verification.
- Allow predictable coordination of stimulating/measuring a signal
- Adhere to the sequence/sequence-item mechanism used by UVM
- Independent of the abstraction level of the AMS signals (electrical, RNM, UDT, etc.)
- Eliminate the need to rely on conversion elements to change the abstraction level of the DUT signals.
- Use existing language standards; SV and Verilog-AMS
 - Changes take years to get agreement.





Agenda

- Why UVM-MS
- Verilog-AMS Simulator DC OP / Transient behavior
- UVM MS Bridge to analog resource (UVM->AMS/DMS Connection)
- UVM-MS Phasing Requirement
- UVM messaging from AMS files and \$root cells





VERILOG-AMS SIMULATOR DC OP

DC Op – Steady State operating point of all the nodes/branch currents

- Understanding of UVM-MS DC OP is important;
 - Knowing the sequence when variable assignment/initial block(s) all execute
 - To avoid race conditions between digital blocks.
 - To avoid odd issues at initialization of analog/digital constructs.
 - To avoid process initialization issues.
 - To make sure the correct value is captured between the analog/digital engines.
 - Knowing the effects of DC Op on certain AMS filters as they are different to the transient response.
 - e.g. transition, absdelta, above, cross, absdelay, Laplace.
 - Skipping DC op will cause odd results and vendor specific.
 - Enable UVM DUT configuration prior to analog circuit initialization (DC Op).
 - E.g. Make a Cap open for a particular test before DC op or short/open a path saving multiple testbenches of configurations.
 - Assist in debug when DC OP fails as there is often nothing in the waveform files to debug.
 - Use @(initial_step) \$strobe() statement to print out values via ifdef
 - Using #0 is not good practice as it shows poor coding and understanding of the simulator(s) schedular.
- Must raise a UVM objection before DC OP otherwise the simulation finishes.





VERILOG-AMS SIMULATOR SCHEDULING – TIME 0



BIG IDEAS FOR EVERY SPACE **RENESAS**



RENESAS

BIG IDEAS FOR EVERY SPACE

VERILOG-AMS SIMULATOR SCHEDULING - TRANSIENT



- Analogue engine always leads.
- Digital to analogue events cause matrix re-evaluation and timestep backtrack.
 - Most simulators see any digital var in the analog block as a D2A to monitor.



VERILOG-AMS BEST PRACTICES



- Variables are 'owned' by one engine, but can be read by another.
- AMS can't access digital variables that are dynamic. (Everything in the matrix is fixed at time 0)
- Generally avoid 'string' datatypes in Verilog-AMS as support is flaky and the LRM is not clear.
- OOMR to analog owned variables not allowed they are not part of the analog matrix.





Agenda

- Why UVM-MS
- Verilog-AMS Simulator DC OP / Transient behavior
- UVM MS Bridge to analog resource (UVM->AMS/DMS Connection)
- UVM-MS Phasing Requirement
- UVM messaging from AMS files and \$root cells



(C)

MIXED SIGNAL BRIDGE & ANALOG RESOURCE

- <u>MS Bridge (SystemVerilog)</u> to connect the UVM layer to the analog resource.
 - The analog resource could be DMS/RNM/AMS based on DUT pin abstraction.
- Proxy Features (mandatory)
 - Can't contain wires needed for logic strength by some digital type IO's only logic/reg are valid.
 - <u>Push</u> analog resource controls using function calls.
 - Push-Sync contain registers for end of transition detection or other synchronisation from resource control.
 - <u>Pull</u> analog resource values via functions calls.
 - <u>Monitored</u> 'reals' for monitored continuous signals.
- <u>SystemVerilog Interface (optional)</u> digital signals as they are currently
 - Enable logic strength/ports on wires.
 - More suited to allow reuse of existing IF with a MS Bridge.
- PLUS/MINUS/REF_VDD/REF_VSS set as '*interconnect*' in MS Bridge.
 - Allow shared DMS/AMS/RNM analog resource.
- REF_VDD/REF_VSS for SV IF logic level to electrical conversion.
- OOMR's work around datatype limitations on AMS modules IO's.







ANALOG RESOURCE – WHAT DOES IT LOOK LIKE



BIG IDEAS FOR EVERY SPACE RENESAS



ANALOG RESOURCE – DOES WHAT?

- For logic signal the analog_resource <u>must</u> convert the logic to the DUT pin abstraction.
 - Proxy can be used to control the properties of the conversion element. Logic to UDN/Real/Electrical
 - For logic DUT pin abstraction it is a short. alias in = out;
- Classical RNM would drive real numbers from UVC sequence/driver within the agent.
 - In AMS this would generate to many D2A events or not give enough finesse to the signal.
 - Place the signal generator is located in the domain of the DUT I/O it will connect to.
 - A generator could be made of many components; ramp noise, sinewave, logic conversion.
- A sine wave is made up of 4 properties; *frequency*, *phase*, *amplitude*, and *DC bias*.
 - UVM transaction encodes the properties of the sine wave as real values in the uvm_sequence_item
 - Properties passed to analog_resource to generate the sine wave.
 - Still honors the UVM paradigm of having a relatively simple interface for the test writer

Change from classical UVM sequencer/drivers for UVM-MS^A





PROXY CLASS

- Proxy is designed to be a "thin layer" between UVM and the analog resource implementation
- Alternative style of connection between UVM classes and SV static hierarchy
- Proxy class derived from *uvm_ms_proxy* which is derived from *uvm_report_object*
- Embedded class definition placed inside SV bridge module called "MSProxy" concrete class
 - Class instance must be called __uvm_ms_proxy for messaging to work.
- A handle to the embedded proxy class is obtained by hierarchical reference and placed in the uvm_config_db for access by UVM components. Same as SV Virtual IF!
- Implementation of proxy API methods in bridge module in turn execute analog resource "core" methods – hence "proxy" pattern.



RENESAS

BIG IDEAS FOR EVERY SPACE

UVM-MS AGENT BLOCK DIAGRAM



- Proxy MUST always be present and instanced as __uvm_ms_proxy more later on this!
- SV IF is optional but must be placed in ms_bridge.
- Agent could use override using the UVM factory to extend the pure digital solution to a mixed signal one.



MS PROXY "HOOK-UP"







REF VDD

$PROXY \leftarrow \rightarrow ANALOG RESOURCE$



© 2023 Renesas Electronics Corporation. All rights reserved

PROXY – PUSH ANALOG RESOURCE WITH SYNCHRONIZATION (PUSH-SYNC)

- Transition filter in AMS is used to convert discrete signals to a continuous time one. Start/Stop have Input to transition filter tolerances! Response of transition filter with transition times specified Use some AMS code to detect if the transition filter has completed. Useful feedback to agent. vdc tran = transition(vdc, 0,vdc tr, vdc tf); tolerance . . . eot vdc = (abs(vdc tran - vdc) < tol) ? 1:0; Use function calls from UVM to the Analog Resource to ensure stack has completed. Updated eot_vdc in proxy as part of this function stack Use @(eot_vdc) to block further agent execution until request has completed. Can't use #(delay) in UVM agent as it requires analogue timestep to update eot_vdc!
 - Might not happen if the new value of vdc was the same as the last or transition tolerance is big.
- UVM agents can use sync items in the proxy to implement reactive behaviour to AMS conditions
 - e.g. blocking call to voltage ramp which returns when target is reached



PROXY – PUSH ANALOG RESOURCE WITH SYNCHRONIZATION (PUSH-SYNC)









MS BRIDGE FOR LOGIC SIGNAL







Agenda

- Why UVM-MS
- Verilog-AMS Simulator DC OP / Transient behavior
- UVM MS Bridge to analog resource (UVM->AMS/DMS Connection)
- UVM-MS Phasing Requirement
- UVM messaging from AMS files and \$root cells





UVM PHASING REQUIREMENTS FOR AMS

- MS Bridges will have parameters.
- UVM should have a means to read/modify/write params before simulation consuming time
- Implement methods getParameters() / setParameters() in proxy
- Use existing UVM phases to guarantee read/modify/write order

UVM Phase	What should happen for AMS resources	
build		
connect	Read parameters values from 'SV+VAMS' module (Instrument/Passive) into the	
	agent's configuration.	
end_of_elaboration	Modify agents parameters based on test requirements	
start_of_simulation	Apply agents parameters to 'SV+VAMS' module (Instrument/Passive)	
run	Must consume some time to allow DC OP to happen before agents drive sequence	
	items so that synchronization system works. Recommend run_phase() in the base test	
	to have a if(\$realtime <= 0.0) #1step; to cause a DC OP to happen.	
extract		
check		
report		
final		





RENESAS

ANALOG RESOURCE CONFIGURATION

- Analog components tend to be placed with initial values as parameters. E.g. A decoupling cap on a LDO output.
- Allow the MS Bridge to have parameters that are copied UVM configuration in connect_phase.
- Test cases can override the configuration, which are then set in the analog resource in start_of_simulation_phase.
 - This is pre DC OP so you can do step changes to analog values!





AMS START-UP & UVM PHASING

- AMS models will have parameters!
- UVM should have a means to read/modify/write params before simulation consuming time
- Use UVM phasing to guarantee read/modify/write order



(Optional) Modify params from UVM test

virtual function void my_test::end_of_elaboration_phase(...); env.agent.cfg.rseries = 1e4; // 10k rseries in this test endfunction : end_of_elaboration_phase





AMS STARTUP IN UVM RUN_PHASE()







Agenda

- Why UVM-MS
- Verilog-AMS Simulator DC OP / Transient behavior
- UVM MS Bridge to analog resource (UVM->AMS/DMS Connection)
- UVM-MS Phasing Requirement
- UVM messaging from AMS files and \$root cells





- Need to filter and control generation of messages from analog resource
- UVM offers this control for components in UVM hierarchy
- But analog resource is not part of the UVM component hierarchy. It's a module!
- However, if we extend the MS proxy from uvm_report_object
 - set_report_handler() can redirect handling to the enclosing UVM MS monitor
 - messages from MS bridge (and below) can use the proxy context
 - `uvm_info_context(.,.,., **ro**) takes reporting object to provide context
 - Messaging macros called from analog resource can use upscoping (see later)
 - Recommend to include %m in the UVM message body to get a physical path.



MS MESSAGING CONTEXT







UVM MESSAGE REPORTING FROM ANALOG RESOURCE.

- UVM reporting system designed for class based structure registered with uvm_report_object
- UVM reporting macros not supported in Verilog-AMS modules.
 - Lets use the up-scoping system to solve this for us. (LRM 6.8)
- `include "uvm_ms.vamsh" in Verilog-AMS file (analog resource)
 - Iocalparams to define UVM Verbosity levels as integers to match UVM enum's
 - Provide macro's `uvm_ms_[info|warning|error|fatal](...) to call function in MS bridge
- include "uvm_ms.vdmsh" in SystemVerilog file (analog resource) don't forget to import uvm_pkg!
 - Provide macro's `uvm_ms_[info|warning|error|fatal](...) to call function in MS bridge
- include "uvm_ms.svh" in SV file (MS Bridge)
 - Void functions that wrap `uvm_ms_*() reporting macros into functions of the same name.
 - Provide macro's `uvm_ms_[info|warning|error|fatal](...)
- Within analog block, many solutions so here is one (calling of digital functions not allowed.)
 - Use absdelta to trigger on toggle and read string to call up-scoping function.







UVM MESSAGE – VERILOG-AMS ANALOG BLOCK

Example – many other ways

```
analog begin
    if((I_PLUS > 1.0) && !I_thr_triggered) I_thr_triggered = 1;
    else if(I_PLUS < 0.9) I_thr_triggered = 0;
end
//Convert the detection in the analog block to a UVM report.
string message;
always@(absdelta(I_thr_triggered,1,0,0,1)) begin
    $sformat(message,"The Current is above the thresholds @ %e",I_PLUS);
    if(I_thr_triggered) `uvm_ms_info(P_TYPE,message,UVM_MEDIUM)
end
Upscope function call
```

- Use analog domain to detect the issue and toggle a integer.
- Integer is detected by absdelta to then report the message via the Digital Engine.
- Note this will not be reported if there is a convergence failure!



UVM MESSAGE

Analog Resource

string message;

SV Bridge

...
\$sformat(message,"The Current is above the threshold @ %eA",I_PLUS);
`uvm_ms_info(P__TYPE,message,UVM_MEDIUM);

Hence the proxy name requirement!

function void uvm_ms_info(string id, string message, int verbosity_level, string uvm_path); `uvm_info_context(id,message,uvm_verbosity'(verbosity_level), __uvm_ms_proxy) endfunction: uvm_ms_info

• Use *_context reporting macros to direct message to relevant component

UVM_INFO ../../includes/uvm_ams.svh(26) @ 52001.098068ns: uvm_test_top.env.v_agent [vdriver] The Current is above the threshold @ 1.178812e+00A





UVM AMS REPORTING ISSUES

- uvm_*_printer print_real() uses %f formatting which truncates very small values
- Propose change to UVM implementation otherwise override print_real() in chosen printer

Name	Туре	Size	Value	Name	Туре	Size	Value
cap_txn	cap_txn	-	04931	cap_txn	cap_txn	-	@4917
volts	real	64	0.00000	volts	real	64	0
amps	real	64	0.00000	amps	real	64	0
rseries	real	64	100.00000	rseries	real	64	100
rparallel	real	64	100000000000000.000000	rparallel	real	64	1e+15
farads	real	64	0.00000	farads	real	64	1e-09
henrys	real	64	0.00000	henrvs	real	64	0

- Timestamps with limited precision in UVM-1.2 onwards
- compose_report_message() in uvm_report_server uses \$time not \$realtime
- Issue in UVM (MANTIS 0005807) workaround is to override report server



RECOMMENDED MS SETUP



- Two \$root cells
 - test_case to encapsulate the stimulus generation SV Class based world.
 - test_env to encapsulate the physical environment of the PCB components/DUT.
- test_env is independent of how the test_case is setup enabling a DMS/AMS class based environment.
- •
- test_env could be a schematic and analog resources drawn or text view
 - Proposed system allows parameters to be used.
 - Proposed system worth hardware accelerators for the physical design.





PROVIDED PACKAGES/INCLUDE FILES

Statement	Usage	
import uvm_ms_pkg::*;	Within the MS Bridge and uvm_ms_agent.	
`include "uvm_ms.vamsh"	For Verilog-AMS modules defined as the analog_resource or hierarchy.	
`include "uvm_ms.dmsh"	For SV modules defined as the analog_resource or hierarchy. E.g. The Verilog-AMS file instance in SV module, this `include would allow the SV module to use the same messaging system.	
`include "uvm_ms.svh"	For inclusion in the MS Bridge to enable the commincation from the analog_resources. It requires the MS Proxy instance is nameduvm_ms_proxy.	







LOGIC CONVERSION WITHIN ANALOG RESOURCE

- Logic Conversion needs reference VDD/VSS levels.
 - 1. Dynamic tracking
 - 1. Dedicated pins REF_VDD/REF_VSS in MS_BRIDGE/Analog Resource.
 - 2. OOMR using analog_node_alias() and parameters for AMS only.
 - Can only be parameters as this is setup pre DC OP.
 - Ideally it would use ref_vdd/vss but alias to port is not allowed. (Verilog-AMS LRM 9.20)
 - 2. real values set like other controls in the MS Bridge to the analog resource.







- Mission to collaborate to innovate and deliver global standards that improve design and verification productivity
- Partnership with IEEE for formal standardisation & governance
- Renesas has representatives on many working groups, including UVM, UVM-MS, SV-AMS, SystemC

System/Design -Verification -**Analog & Digital Analog & Digital** UVM UVM-AMS SystemC TLM/CCI/Synthesis UVM-SystemC SystemC-AMS Working Portable Stimulus **SystemVerilog** Groups & Multi-Language **Standards** SV-AMS/V-AMS OVL UCIS Integration – Infrastructure IP Security Assurance Functional Safety IP-XACT SCE-MI IP Tagging

OCP SystemRDL



accellera

SYSTEMS INITIATIVE