



—


Engines, Logistics, and AI

Verification Futures Austin

Bahadir Erimli
Group Director, Verification Application Engineering

cādence[®]

5 Generational Trends...All Anchored Around Compute



The Scale of the Problem is Outpacing Engineering Resources

**More Annual
Design**

4X

**Over the
Next Decade**

($\leq 10\text{nm}$)

Source: IBS Global Semiconductor Industry Service Report: Design Activities and Strategic Implications, July 2022
Source: Cadence analysis

**Transistor Count
Increasing**

100X

**Over the
Next Decade**

Source: Cadence analysis

**Not Enough
Engineers**


**Engineering Talent Shortage Now
Top Risk Factor**

FEBRUARY 25, 2019 - BY: [MARK LAPEDUS](#)

Source: <https://semiengineering.com/engineering-talent-shortage-now-top-risk-factor/>

Plus new (additional) requirements! E.g. power aware verification, functional safety verification

Total Cost of Silicon – Industry Trend



IBS, Global Semiconductor Industry Service Report
July 2022

“Amateurs talk about strategy...
...professionals talk about logistics.”

(most commonly attributed to)
Omar Bradley
General, United States Army

Package Throughput = Engines x Logistics

*Best
Logistics*

UPS – We Love Logistics

Van

Truck

Plane

*Best
Engines*



Prep time: 10mins
Speed: 25mph
Reach: Front door



30mins
60mph
Warehouse



Few hours
600mph
Airport

Verification Throughput = Engines × Logistics

*Best
Logistics*

Verification Logistics


*Best
Engines*

Xcelium™



X86 or Arm®-based server

Palladium®



Custom Processor

Protium™



FPGA

Compile Time: Minutes
Speed: 100Hz
Reach: IP Debug

Few Hours
1MHz
SoC Debug

1-2 Days
5MHz+
Software Debug


Verification Throughput = Engines × Logistics

*Best
Logistics*

Run



Cover



Debug



*Best
Engines*

Jasper™




X86/Arm

Xcelium™



X86/Arm

Palladium®



Custom Silicon

Protium™



FPGA

Helium™



X86/Arm


Mixed Signal




Functional Safety

Xcelium Mixed Signal Simulation

Analog Mixed Signal (AMS)




Digital Mixed Signal (DMS)



Unified Debug, Testbench, and Coverage

Xcelium™ Spectre®




Co-Simulation


Xcelium RNM



Domain-Specific Hardware for Simulation Acceleration




Engines x Logistics with Verisium Manager




Regression Type	Block Name	Total Runs	#Passed	#Failed
(no filter)	(no filter)	(no filter)	(no filter)	(no filter)
REGRESSION	Mixed	33	20	13
nightly	DEBUG	6	3	3
nightly	SOC	15	12	3
nightly	DEBUG	9	4	5
nightly	C2C	3	1	2

Block Name	Passed %	Unique Failures	Expression Cov	Block Cov
(no filter)	(no filter)	(no filter)	(no filter)	(no filter)
Mixed	51.95	5	51.67%	72.14%
C2C	33.33	1	36.05%	55.03%
DEBUG	44.44	2	51.85%	72.04%
DEBUG	50.0	1	58.77%	80.76%
SOC	80.0	1	60%	80.76%




Engines x Logistics for Functional Safety






EDA 1.0




User Perspective


Meet PPA Goals
Meet Coverage Goals



Next-Generation EDA



Cadence EDA 2.0 Solutions




Verisium AI-Driven Verification


Customer Case Study

Time to Debug	Current Flow	Verisium Flow	Speed-up
Scenario 1	300min	10min	30X
Scenario 2	90min	10min	9X
Scenario 3	480min	15min	32X

Manage test runs and coverage closure






Wilson Research Group, October 2020




MEDIATEK

AI-Driven Simulation Performance



AI-Driven Formal Proof




Proof Success Rate

Testcase	Baseline	Smart Proof	Gain
A	50%	59%	1.2X
B	69%	69%	1.0X
C	12%	25%	2.1X
D	44%	83%	1.9X
E	57%	94%	1.6X
F	68%	69%	1.0X
Total	53%	71%	1.3X



Extending the Reach of Verification IP

Interface and Memory VIP




- Industry's broadest portfolio
- Verify compliance and cover the corner cases with TripleCheck
- Highest performance with C-based kernels

System VIP



- System-level tests up and running in a day
- Validate PCIe® for Arm SBSA
- Boot Linux and Windows over PCIe

Cadence Verification Solution



Thank You



cādence®

© 2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <https://www.cadence.com/go/trademarks> are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.

