

Methodology focused

uvmgen.com

Intro

- Who am I?
 - Ben Delsol DV engineer formerly at Intel,
 Qualcomm, Samsung and Microsoft.
 - Founder of uvmgen.com.
- What I care about?
 - Clean code.
 - Methodology best practices.
 - Not wasting brain energy.
 - Divide, reuse and conquer.
 - Automating redundant problems.



The idea of UVM is spot on

- Common procedures and methodologies across the industry.
- Clear coding and separation of testbench concerns.
- Reusable protocol agents.
- Reusable block level environments.
- Decades of verification best practices rolled into one methodology.



Some best practices from the last 15 years...

- Interface harnesses
- Abstract/concrete classes
- DUT parameter passing to VIP
- Scale UVC, sub-env, config and TLM instances at runtime
- Conditional instantiation of static verification elements at compile time
- Pass down config object over config db
- Use sequence, BFM and config factory overrides

- Use slave sequences with late response randomization
- Reset methodology: don't kill sequences with the sequencer
- Use virtual sequences over phase jumping
- No virtual sequencers
- Use objections wisely
- Use constraint policies over inheritance
- Use standalone testbench for UVC development
- And many more...

Interface harness

- Problem:
 - Code which handles connectivity of the design to interfaces, access to BFMs and DUT parameters is not reusable from the block level to upper levels of integration.
- Solution:
 - An interface harness defines the connectivity of all interface signals to a design and can be reused/bound into the DUT at block level as well as upper levels of integration.
 - It encapsulates VIP to DUT connectivity.
 - It encapsulates access to BFM creation classes.
 - It encapsulates collection of DUT parameters for the testbench.



- 0 ×

	504
	10.0

0	UVCs SELECT UVC INSTANCE + +	<pre>class async_fifo_env_pa logic [31:0] dsize logic [31:0] asize logic [31:0] fallt</pre>	<pre>`ifndef _ASYNC_FIF0_INTERFACE_HARNESS_SV_ `define _ASYNC_FIF0_INTERFACE_HARNESS_SV_ podule async_fif0_interface_harness #(</pre>
		`uvm_object_utils_beg `uvm_field_int(dsiz `uvm_field_int(asiz `uvm_field_int(fall	<pre>parameter DSIZE=0, parameter ASIZE=0, parameter FALLTHROUGH=0)(inout wire wclk,</pre>
		async_fifo_env_pa	inout wire wrst_n, inout wire winc, inout wire [DSIZE-1:0] wdata,
		<pre>class async_fifo_scoreb `uvm_analysis_imp_dec `uvm_analysis_imp_dec</pre>	inout wire wfull, inout wire awfull, inout wire rclk, inout wire rrst_n, inout wire rinc,
		async_fifo_env_config async_fifo_predictor_	
		uvm_analysis_imp_actu uvm_analysis_imp_actu async_fifo_scoreb	timeunit lns / lns;
	CONTINUE	`ifndef ASYNC FIFO EN	<pre>import uvm_pkg::*; import async_fifo_env_pkg::*;</pre>
3	Sub-environments Optional	`defineASYNC_FIFO_EN	<pre>string env_full_name;</pre>
0	Predictor	<pre>package async_fifo_env_ timeunit lns / lns;</pre>	<pre>clk_if clk_r_if (.clk (rclk));</pre>
0	Coverage	<pre>import uvm_pkg::*; import policy_pkg::*; import comparator pkg</pre>	async_fifo_interface_harness.sv
6	Configuration and policies Optional	async_fifo_env_pk	g.sv

≡ async_fifo

Signal checker

	predictor	c extends		
	<pre>imp_decl(_a imp_decl(_a imp_decl(_a imp_decl(_a imp_decl(_a</pre>	ictual_requ		
	_config_c			
	nn actual r	equest fro		
	redictor_c.svh			
	_config_c	env_cfg;		
		clk_r_ag clk_w_ag		
	nt_c nt_c	rst_mast rst_mast		
	jent_c	fifor_ma		
	nv_c.svh			
	-			
DONE				

async_fifo | UVMGen Env

≡ async_fifo

-	D	×

- 🌣

SE	LECT UVC IN	STANCE -	+
fifow_master_ Instance of fifow_if	if		:
Parameters			
Name	Valu	ie	
DATA_MSB	Not	set (default: 31)	
ON_POSEDGE	Not	set (default: 1)	
Ports		Connection	
	¢	Connection	
Name	Ŷ		
Name wclk		wclk	
Name wclk wrst_n	¢	wclk wrst_n	

<pre>class async_fifo_env_pa logic [31:0] dsize logic [31:0] asize logic [31:0] fallt `uvm_object_utils_beg `uvm_field_int(dsiz `uvm_field_int(asiz `uvm_field_int(fall async_fifo_env_pa</pre>	<pre>.ccm (wccm/, .rst (wrst_n)); fifor_if fifor_master_if (.rclk (rclk), .rrst_n (rrst_n), .rinc (rinc), .rdata (rdata), .rempty (rempty), .raempty (arempty));</pre>	predictor_c imp_decl(_ad imp_decl(_ad imp_decl(_ad imp_decl(_ad config_c in actual re redictor_c	ctual_requ ctual_requ ctual_requ ctual_requ equest fro
<pre>class async_fifo_scoreb `uvm_analysis_imp_dec `uvm_analysis_imp_dec async_fifo_env_config async_fifo_predictor_ uvm_analysis_imp_actu uvm_analysis_imp_actu</pre>	<pre>fifow_if fifow_master_if (.wclk (wclk), .wrst_n (wrst_n), .winc (winc), .wdata (wdata), .wfull (wfull), .wafull (awfull));</pre>	_env_c exter _config_c nt_c nt_c pent_c pent_c	nds uvm_en env_cfg; clk_r_ag clk_w_ag rst_mast rst_mast fifor_ma fifow ma
async_fifo_scoreb	<pre>initial begin wait (env_full_name != "");</pre>	רv_c.svh	
ifndefASYNC_FIF0_EN defineASYNC_FIF0_EN	<pre>clk_r_if.add_resources_to_config_db({ env_full_name, ".clk_r_agent" clk_w_if.add_resources_to_config_db({ env_full_name, ".clk_w_agent" rst_master_r_if.add_resources_to_config_db({ env_full_name, ".rst_m</pre>	}) ast	
<pre>backage async_fifo_env_ timeunit lns / lns;</pre>	<pre>fifor_master_if.add_resources_to_config_db({ env_full_name, ".fifor fifor_master_if.add_resources_to_config_db({ env_full_name, ".fifor fifor_master_if_add_resources_to_config_db({ env_full_name, ".fifor end</pre>	_ma	
<pre>import uvm_pkg::*; import policy_pkg::*; import comparator pkg</pre>	async_fifo_interface_harness.sv	E	
async_fifo_env_pkg	j.sv		

async_fifo | UVMGen Env

≡ async_fifo

UVCs	<pre>class async_fifo_env_pa module async_fifo_protocol_checker_harness #(</pre>	predictor_c extends
SELECT UVC INSTANCE - +	logic [31:0] dsize parameter DSIZE=0, logic [31:0] asize parameter ASIZE=0, logic [31:0] fallt parameter FALLTHROUGH=0	<pre>imp_decl(_actual_requ imp_decl(_actual_requ imp_decl(_actual_requ imp_decl(_actual_requ imp_decl(_actual_requ</pre>
fifow_master_if : Instance of fifow_if)(iuvm_object_utils_beg iuvm_field_int(dsiz iuvm_field_int(asiz iuvm_field_int(asiz iuvm_field_int(fall iuvm_field_int(fall input_wire winc, iuvm_field_int(fall input_wire [DSIZE-1:0] wdata,	_config_c
Parameters	async_fifo_env_pa	redictor_c.svh
Name Value	class async_fifo_scoreb input wire rrst_n, input wire rinc,	_env_c extends uvm_en
DATA_MSB Not set (default: 31) ON_POSEDGE Not set (default: 1)	<pre>`uvm_analysis_imp_dec `uvm_analysis_imp_dec</pre> input wire [DSIZE-1:0] rdata, input wire rempty, input wire arempty	_config_c env_cfg; clk_r_ag
Ports	async_fifo_env_config async_fifo_predictortimeunit lns / lns; uvm_analysis_imp_actustringenv full name;	clk_w_ag nt_c rst_mast nt_c rst_mast gent c fifor ma
Name Connection	uvm analysis imp actu	ent c fifow ma
wclk 🗢 wclk	async_fifo_scoreb fifor_master_protocol_checker (.rclk (rclk),	nv_c.svh
wrst_n 🗢 wrst_n	<pre>ifndefASYNC_FIF0_EN .rrst_n (rrst_n), define ASYNC_FIF0 EN .rinc (rinc),</pre>	
winc winc	package async fifo env	
wdata	<pre>timeunit lns / lns;);</pre>	
wfull 🔶 wfull	<pre>import uvm_pkg::*;</pre>	-
wafull 🗢 awfull	import policy_pkg::*: import comparator pkg	
	async_fifo_env_pkg.sv async_fifo_interface_harne	

CONTINUE

- • ×

async_fifo | UVMGen Tb

\equiv async_fifo

+

function new(string name="async fif

TB basics // ASYNC FIFO Bind statements class async fifo test async_fifo bind async fifo async fifo interface harness #(Selected environment .DSIZE (DSIZE), ASIZE (ASIZE), async fifo env config .FALLTHROUGH (FALLTHROUGH) async fifo interface harness (.*); ne, parent); CONTINUE ifdef ENABLE ASYNC FIFO PROTOCOL CHECKERS bind async fifo async fifo protocol checker harness #(Default settings Optional DSIZE (DSIZE), hase(phase) ASIZE (ASIZE), async_fifo_test_ba .FALLTHROUGH (FALLTHROUGH) set_test_c.svh) async fifo protocol checker harness (.*); Virtual sequences and policies \bigcirc endif ifndef ASYNC FIFO TE define ASYNC FIFO TE Tests Optiona package async fifo test DUT parameter packages Optional import uvm pkg::*; Generate async_fifo_test_pl policies/ class async fifo clk r nc fifo main virtual main num fifor trans async_fifo_bind.svh DONE object.freq == 100; constraint num fifor transactions c object.num fifor transactions == object.unit == CLOCK FREQUENCY UN object.unit == CLOCK FREQUENCY UN

Abstract/concrete classes

- Problem:
 - Any component which uses a virtual interface handle to a parameterized interface must be parameterized, and so too must all its component ancestors (ie test, env, agents, drivers, monitors all must be parameterized!).
- Solution:
 - Define a BFM class in the parameterized interface.
 - Drivers and monitors initiate the BFMs construction with the abstract/concrete design pattern.
 - Ensure the BFM has access to the config object, has context aware UVM printing and can be overridden by the factory.
- Can be used for access of protocol checkers and signal checkers too.

apb UVMGen UVC			
apb		← ¢	
Bus protocol	<pre>virtual class abstract_apb_bfm_creator_c;</pre>		
BFMS PROTOCOL CHECKER	typedef class apb_conf typedef class apb_sequ typedef class apb_sequ typedef class apb_moni	addr_ms	
✓ Has a master driver	virtual class abstract endclass	addr_ls data_ms	
Has a slave responder		_MAX:0] addr_ma _MAX:0] data_ma	
✓ Has a monitor	ils in the second s	_begin(apb_paramet addr msb. UVM DEFA	
SELECT BFM • +	abstract_apb_bfm	s_c.svh	
	class apb_config_c exte	_c extends uvm_seq	
	apb_parameters_c c	fg;	
	protected stringut	ils(apb_sequencer_	
	protected bit	ng name="apb_seque parent);	
	<pre>`uvm_object_utils_beg `uvm field object(n</pre>		
	apb_config_c.svh	_c.svh	

class apb monitor c ext

uvm_analysis_port#(ap

apb_monitor_c.svh

'uvm component utils(apb monitor c)

apb_config_c abstract apb bfm crea abstract apb bfm c

CONTINUE

=

Sequences and policies

super.new(name. parent): apb_master_driver_c.svh

abstract_apb_bfm_creator_c.svh

apb_master_agent_c.svh

DONE

agent_c extends uvm

/er c

uvm analysis port#(apb sequence ite

'uvm component utils(apb master ade

-

- 0 X

- 🌼

+

apb	
Bus protocol	<pre>import uvm_pkg::*; import policy_pkg::*; class apb_bfm_creator_c extends abstract_apb_bfm_creator_c; import policy_pkg::*;</pre>
BFMS PROTOCOL CHECKER	apb_pkg.sv function abstract_apb_bfm_c create_master_bfm(string name, uvm_component bfm_c.svh return apb_master_bfm_c::type_id::create(name, parent); endfunction
 Has a master driver Has a slave responder Has a monitor SELECT BFM •	<pre>class apb_slave_bfm_c 'uvm_component_paran function new(string n super_new(name, par endfunction virtual function void super_helid nhasero apb_slave_bfm_c.: 'ifndef _APB_IF_SV_ interface apb_if #(parameter ADDR_LSB= parameter bit ON_PO)(apb_jf.sv</pre>
	class apb_master_policy apb_bfm_creator_c.svh DONE equest_policy_c e
CONTINUE	<pre>constraint phase_crv { constraint pre_transfer_delay_crv { object.phase == APB_PHASE_REQUEST } } constraint phase_crv { constraint pre_transfer_delay == 0; object.phase == APB_PHASE_REQU } }</pre>
equences and policies	

≡ apb

apb					
	<pre>import uvm_pkg::*; import policy pkg::*;</pre>	input penable;	<pre>super.build_phase(phase);</pre>		<pre>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>></pre>
us protocol	Import policy_pkg::*;	input pwrite;			<pre>phase(phase):</pre>
	and all and a	<pre>input pwdata;</pre>			h fara an an h
BFMS PROTOCOL CHECKER	apb_pkg.sv	<pre>input pstrb; input pready;</pre>			bfm_c.svh
		input pready;			
	<pre>class apb_slave_bfm_c e</pre>	<pre>input pslverr;</pre>			ator_c extends abstr
Has a master driver		endclocking			
	`uvm_component_param_	`include "apb bfm	base c.svh"		<pre>ict_apb_bfm_c create_ ister bfm c::type id:</pre>
Has a slave responder	function new(string n	`include "apb_mas			iscor_orm_orrespo_rar
Has a monitor	<pre>super.new(name, par</pre>	`include <mark>"apb_sla</mark>			
	endfunction	`include "apb_mon	itor_bfm_c.svh"		<pre>act_apb_bfm_c create_</pre>
	virtual function void	`include "apb bfm	creator c.svh"		<pre>lave_bfm_c::type_id::</pre>
SELECT BFM - (+)	super.build phase(p				
	apb_slave_bfm_c.:		_resources_to_config_db(string inst_n	ame);	ator a avh
	app_slave_prin_c.		<pre>to_config_db({inst_name, ".cfg"}); to config db(inst name);</pre>		ator_c.svh
		endfunction			
			<pre>c void add_parameters_to_config_db(st c params = apb parameters c::type id:</pre>		
		params.set addr		create(paralls)	
		params.set_addr			
		params.set_data			
		uvm_config_db#(apb_parameters_c)::set(null, inst_nam	e, "params", param	n
		charanceron			
			<pre>c void add_bfm_creator_to_config_db(s</pre>	<pre>tring inst_name);</pre>	
			_c bfm_creator = new(); abstract apb bfm creator c)::set(null	inct name "hfm	
		endfunction	abstract_app_bim_creator_c/::Set(nutt	, INST NAME, DIM	
	policies/	endinterface			
	class apb_master_policy	apb_if.sv		DONE	request_policy_c exte
	constraint phase crv 4		constraint pre transfer delay crv {	constraint ph	ase crv {
ONTINUE	object.phase == APB		<pre>object.pre_transfer_delay == 0;</pre>		e == APB_PHASE_REQUEST
	3			}	
juences and policies					

- 0 X

1	
←	
	100 Dec

÷

≡ apb			
Bus protocol BFMS PROTOCOL CHECKER Has a master driver Has a slave responder Has a monitor SELECT BFM •	<pre>class apb_monitor_c ext apb_config_c abstract_apb_bfm_crea abstract_apb_bfm_c uvm_analysis_port#(ap `uvm_component_utils(apb_monitor_c.svl class apb_slave_driver_ apb_config_c abstract_apb_bfm_crea abstract_apb_bfm_c `uvm_component_utils(function new(string n suber_new(namepar apb_slave_driver_cont `ifndefAP8_PKG_SV_ `defineAP8_PKG_SV_ package apb_pkg; timeunit_lns /_lns;</pre>	<pre>andc_uvm_monit class apb_master_driver_c extends uvm_driver#(apb_sequence_item_c); apb_config_c cfg; abstract_apb_bfm_creator_c bfm_creator; abstract_apb_bfm_c bfm; 'uvm_component_utils(apb_master_driver_c) function new(string name="apb_master_driver_c", uvm_component parent= super_new(name, parent); endfunction virtual function void set_cfg(apb_config_c cfg); this.cfg = cfg; endfunction virtual function void set_bfm_creator(abstract_apb_bfm_creator_c bfm_ this.bfm_creator = bfm_creator; endfunction virtual function void build_phase(uvm_phase phase); if (cfg == null) begin 'uvm_fatal(get_type_name(), "Must_call_set_cfg(apb_config_c cfg). end if (bfm_creator == null) begin 'uvm_fatal(get_type_name(), "Must_call_set_bfm_creator(abstract_a end bfm = bfm_creator.create_master_bfm("bfm", this); bfm.set_cfg(cfg); undfunction</pre>	<pre>agent_c.svh filter_c#(apb_phase_e prt#(apb_sequence_ite param_utils(apb_phas) string type_name(); phase_filter_c#(PHASE ") Iter_c.svh</pre>
	<pre>import uvm_pkg::*; import policy_pkg::*;</pre>	<pre>virtual task run_phase(uvm_phase phase); apb_master_driver_c.svh DON</pre>	<pre>pn void build_phase(u E phase(phase):</pre>
CONTINUE	apb_pkg.sv		er_bfm_c.svh
Sequences and policies	<pre>class apb_slave_bfm_c e</pre>	xtends apb_bfm class apb_monitor_bfm_c extends apb_b class apb_bfm	_creator_c extends abstr

DUT parameter passing to VIP

- Problem:
 - The verification environment of a parameterized design must also have access to those parameters. Again, type specialization of many classes becomes very cumbersome to manage.
- Solution:
 - Use your interfaces and interface harness' to collect interface and DUT parameters, respectively.
 - Pass these parameter objects to your UVC and environment config objects via the config db.



≡ apb

Interface signals

Interface parameters

Туре	/pe Name		
parameter	ADDR_MSB	31	~
parameter	ADDR_LSB	0	~
parameter	DATA_MSB	31	~
parameter bit	ON_POSEDGE	1	~

Master and slave nets

	- inclusion	and the second	-	
Source	Туре	Name	Reset value	9
C	wire	pclk	'x	~
R	wire	preset_n	'x	~
M •	wire	psel	'x	~
M •	wire [ADDR_MS	paddr	'x	~
M •	wire	penable	'x	~
M •	wire	pwrite	'x	~
M •	wire [DATA_MSB	pwdata	'x	~
M •	wire [((DATA_MS	pstrb	'x	~
S +	wire	pready	'x	~
S 🔹	wire [DATA_MSB	prdata	'x	~
S +	wire	pslverr	'x	~

	class apb_parar	meters_c extends uvm_object;		
<pre>typedef class apb_confi typedef class apb_seque typedef class apb_monit virtual class abstract</pre>	logic [31:0] logic [31:0] logic [31:0] bit [APB_ADDF bit [APB_DATA			
apb_config_c cfg; apb_monitor_c mon; function new(string n abstract_apb_bfm	`uvm_field `uvm_field `uvm_field `uvm_field	<pre>utils_begin(apb_parameters_c) _int(addr_msb, UVM_DEFAULT) _int(addr_lsb, UVM_DEFAULT) _int(data_msb, UVM_DEFAULT) _int(addr_mask, UVM_DEFAULT UVM_NOPRINT _int(data_mask, UVM_DEFAULT UVM_NOPRINT _utils_end</pre>		
<pre>class apb_config_c exte apb_parameters_c</pre>	function new super.new(r endfunction	<pre>(string name="apb_parameters_c"); name);</pre>		cer_c extends uvm_seq
protected string protected uvm_active_ protected bit		<pre>tion void set_addr_msb(logic [31:0] addr_ nsb = addr_msb; r_mask();</pre>	msb);	<pre>utils(apb_sequencer_ ring name="apb_seque ne, parent);</pre>
`uvm_object_utils_beg `uvm_field_object(p apb_config_c.svh		tion void set_addr_lsb(logic [31:0] addr_ lsb = addr_lsb; r_mask();	lsb);	er_c.svh
<pre>class apb_monitor_c ext apb_config_c abstract_apb_bfm_crea abstract apb bfm c</pre>		tion void set_data_msb(logic [31:0] data_ nsb = data_msb; a_mask();	msb);	agent_c extends uvm_
uvm_analysis_port#(ap	apb_param	eters_c.svh	DONE	
`uvm_component_utils(ap	ob_monitor_c)	<pre>function new(string name="apb_maste super_new(name. parent):</pre>		utils/apb_master age
apb_monitor_c.svh		apb_master_driver_c.svh	apb_master_	agent_c.svh

≡ apb

Interface signals

Interface parameters

Туре	Name	Default	
parameter	ADDR_MSB	31	~
parameter	ADDR_LSB	0	~
parameter	DATA_MSB	31	~
parameter bit	ON_POSEDGE	1	~

Master and slave nets

Source	Туре	Name	Reset value	e
C	wire	pclk	'x	~
R	wire	preset_n	'x	~
M •	wire	psel	'x	~
M •	wire [ADDR_MS	paddr	'x	~
M •	wire	penable	'x	~
M •	wire	pwrite	'x	~
M •	wire [DATA_MSB	pwdata	'x	~
M •	wire [((DATA_MS	pstrb	'x	~
S 🕶	wire	pready	'x	~
S 🕶	wire [DATA_MSB	prdata	'x	~
S +	wire	pslverr	'x	~

virtual function void build phase(u super build phase(p input pwrite; input pwdata; apb_slave_bfm_c. ator_c.svh input pstrb; input pready; input prdata; input pslverr; endclocking `include "apb bfm base c.svh" `include "apb master bfm c.svh" `include "apb slave bfm c.svh" `include "apb_monitor_bfm_c.svh" `include "apb bfm creator c.svh" function void add resources to config db(string inst name); add parameters to config db({inst name, ".cfg"}); add bfm creator to config db(inst name); endfunction D policies/ function automatic void add parameters to config db(string inst name); apb parameters_c params = apb_parameters_c::type_id::create("params"); request policy c exte class apb master policy params.set addr msb(ADDR MSB); params.set addr lsb(ADDR LSB); params.set data msb(DATA MSB); object.phase == APB uvm config db#(apb parameters c)::set(null, inst name, "params", param endfunction function automatic void add bfm creator to config db(string inst name); ansfer delay == 0; if (object.write = apb bfm creator c bfm creator = new(); uvm config db#(abstract apb bfm creator c)::set(null, inst name, "bfm endfunction apb_master_policy quest_policy_c... endinterface class apb slave respons apb_if.sv DONE protected apb sequence item c re constraint pre transfer delay crv object.pre transfer delay dist { object.phase == APB PHASE RESPONS

– ō ×

103

÷

6

 \checkmark

8

- 0 X

	apb			÷ *
6	Configuration	function new(string n	`uvm_object_ut	ils_begin(apb_paramet it(addr_msb, UVM_DEFA
	optional	abstract_apb_bfm	<pre>virtual function void set_interface_bound(bit interface_bound); `ifndef DISABLE_INTERFACE_HARNESS_NOT_BOUND_WARNINGS if (interface bound == 0) begin</pre>	ers_c.svh
	apb_config_c Extends uvm_object		<pre>`uvm_warning(get_type_name(), "Without an interface the following end `endif</pre>	er_c extends uvm_seq
	Instance variables		<pre>this.interface_bound = interface_bound; endfunction</pre>	cfg; _utils(apb_sequencer_
	Type Name No instance variables		<pre>virtual function bit get_interface_bound(); return interface_bound; endfunction</pre>	<pre>:ring name="apb_seque ne, parent);</pre>
	ADD		<pre>function void pre_randomize(); super.pre_randomize();</pre>	er_c.svh
	Subroutines	<pre>class apb_monitor_c ext</pre>	<pre>if (inst_name == "") begin `uvm_fatal(get_type_name(), "Must call set_inst_name(string inst_nam ind if (!uvm config db#(apb parameters c)::get(null, inst name, "params",</pre>	_agent_c extends uvm_
	ADD	apb_config_c abstract_apb_bfm_crea abstract_apb_bfm_c	<pre>`uvm_fatal(get_type_name(), {"apb_parameters_c must be set for ", in end</pre>	: /er_c
	CONTINUE	<pre>uvm_analysis_port#(ap `uvm_component_utils(</pre>	<pre>virtual function bit has_driver(); return (interface_bound && (active_state == UVM_ACTIVE)); endfunction</pre>	ort#(apb_sequence_ite
	Test Optional	apb_monitor_c.svl	<pre>virtual function bit has_monitor(); return interface_bound; endfunction</pre>	agent_c.svh
8	Generate	<pre>class apb_slave_driver_</pre>	endclass	filter_c#(apb_phase_e
		apb_config_c abstract_apb_bfm_crea abstract_apb_bfm_c	apb_config_c.svh DONE	<pre>>rt#(apb_sequence_ite _param_utils(apb_phas</pre>
		<pre>`uvm_component_utils(function new(string n super_new(name, par</pre>	uvm_analysis_port#(apb_sequence_ite return "apb_ ame="apb_slave endfunction	n string type_name(); phase_filter_c#(PHASE

Use constraint policies over hard coded constraints


- Problem:
 - Hard coding constraints directly into subclasses runs into scenarios where the constraint code must be duplicated. How to reuse constraints?
- Solution:
 - Write your constraint(s) once in a policy object.
 - Apply policy objects on sequence items, sequences or config objects as needed.
 - Use factory overrides to instantiate the objects which apply these policies.



≡ apb

apb_if.sv Sequences and policies class apb slave response policy_c extends policy_base_c#(apb_sequence_item policies/ protected apb sequence item c request item; SEQUENCES POLICIES constraint phase crv { class apb master policy object.phase == APB PHASE RESPONSE; + SELECT POLICY object.phase == APB == APB PHASE REQUEST constraint data crv { if (object.write) apb_slave_response_policy_c object.data == request item.data; Extends policy_base_c#(apb_sequence_item_c) if (object.write = ansfer delay == 0; } constraint sel crv { Constraints object.sel == request item.sel; apb_master_policy quest_policy_c... Add constraint... * constraint addr crv { object.addr == request item.addr; apb_sequence_item_c rand instance variables constraint write crv { object.write == request item.write; constraint strb crv { object.strb == request item.strb; function new(string name="apb slave response policy c"); super.new(name); CONTINUE endfunction seqs/ for the second Configuration Optional apb_slave_response_policy_c.svh DONE uvm object utils(apb master sequen apb config c cfq; Test Optional function new(string name="apb maste") uvm object utils begin(apb slave r ÷ `uvm field object(cfg, UVM DEFAUL Generate

```
÷ 🌣
```



apb

<pre>super.pre_randomize(); if (cfg == null) begin</pre>	
<pre>`uvm fatal(get type name(), "Must call set cfg(apb config c cfg)</pre>	bef
end	
<pre>if (request_item == null) begin</pre>	
<pre>`uvm_fatal(get_type_name(), "Must call set_request_item(apb_seque</pre>	ence
end	
endfunction	
<pre>virtual task body();</pre>	
<pre>req = apb_sequence_item_c::type_id::create("apb_sequence_item");</pre>	
<pre>req.set_cfg(cfg);</pre>	request_sequence_c
<pre>start_item(req);</pre>	
do reg(reg);	cfg;
if (!reg.randomize()) begin	
<pre>`uvm error(get type name(), { req.get type name(), " randomization</pre>	on f
end	DIECT(CTG, UVM_DEFA
	ils_end
<pre>finish_item(req);</pre>	cring name="apb sla
	ne):
<pre>get_response(rsp);</pre>	
endtask	quest_sequen
virtual function void do reg(apb sequence item c reg);	
apb slave response policy c apb slave response policy = new("apb sl	lav
	sequence_c extends
<pre>apb slave response policy.set request item(request item);</pre>	
<pre>req.add_policy(apb_slave_response_policy);</pre>	est sequence c
endfunction	onse sequence base
dclass	<pre>ils_begin(apb_slave</pre>
	<pre>>ject(cfg, UVM_DEFA</pre>
pb_slave_response_sequence_base_c.svh	VE lls_end
apb_slave_response_seque apb_slave	e_sequence_c.svh

≡ apb

0	Bus protocol	apb_interface_harr	ness.sv apb.sv	
			<pre>class apb_test_c extends apb_test_base_c;</pre>	
6	Sequences and policies optional	🗀 tb/	<pre>`uvm_component_utils(apb_test_c)</pre>	
		<pre>class apb_test_base_c e</pre>	<pre>function new(string name="apb_test_c", uvm_component parent=null);</pre>	:est_c extends apb_te
6	Configuration Optional	apb env c	<pre>super.new(name, parent); endfunction</pre>	utils(apb reset test
		apb_env_config_c apb top virtual seque	<pre>virtual function void build_phase(uvm_phase phase);</pre>	ring name="apb reset
	Test Optional	int	<pre>super.build_phase(phase); endfunction</pre>	ne, parent);
		time time	virtual function void end of elaboration phase(uvm phase phase);	
	Generate a development testbench	'uvm component utils(<pre>super.end_of_elaboration_phase(usum_phase phase);</pre>	<pre>m void build_phase(u shase(phase):</pre>
		apb_test_base_c.s	apb_top_virtual_sequence_c::type_id::set_type_override(apb_top_no_reset	st_c.svh
	DEFAULTS TESTS PARAMS		<pre>apb_run_virtual_sequence_base_c::type_id::set_type_override(apb_run_vir apb_clk_sequence_base_c::type_id::set_type_override(apb_clk_sequence_c:</pre>	
		<pre>`ifndefAPB_TEST_PKG_ `define APB TEST PKG</pre>	<pre>apb_rst_initial_sequence_base_c::type_id::set_type_override(apb_rst_ini rst_master_sequence_base_c::type_id::set_type_override(rst_master_sequence_base_c::type_override(rst_master_sequence_base_c::type_override(rst_master_sequence_base_c::type_override(rst_master_sequence_base_c::type_override(rst_master_sequence_base_c::type_override(rst_master_sequence_base_c::type_override(rst_master_s</pre>	
	SELECT TEST • +	package apb test pkg;	<pre>apb_motor_organose_bose_c.type_id.apb_slave_response_sequence_base_c::type_id::set_type_override(apb_slave_response_sequence_base_c::type_id::set_type_override(apb_slave_response_sequence_base_c::type_id::set_type_override(apb_slave_response_sequence_base_c::type_id::set_type_override(apb_slave_response_sequence_base_c::type_id::set_type_override(apb_slave_response_sequence_base_c::type_id::set_type_override(apb_slave_response_sequence_base_c::type_id::set_type_override(apb_slave_response_sequence_base_c::type_id::set_type_override(apb_slave_response_sequence_base_c::type_id::set_type_override(apb_slave_response_sequence_base_c::type_id::set_type_override(apb_slave_response_sequence_base_c::type_id::set_type_override(apb_slave_response_sequence_base_c::type_id::set_type_override(apb_slave_response_sequence_base_c::type_id::set_type_override(apb_slave_response_sequence_base_c::type_id::set_type_override(apb_slave_response_sequence_base_c::type_id::set_type_override(apb_slave_response_sequence_base_c::type_override(apb_slave_response_sequence_base_c::type_override(apb_slave_response_sequence_base_c::type_override(apb_slave_response_sequence_base_c::type_override(apb_slave_response_sequence_base_c::type_override(apb_slave_response_sequence_base_c::type_override(apb_slave_response_sequence_base_c::type_override(abb_slave_response_sequence_base_c::type_override(abb_slave_response_sequence_base_c::type_override(abb_slave_response_sequence_base_c::type_override(abb_slave_response_sequence_base_c::type_override(abb_slave_response_sequence_base_c::type_override(abb_slave_response_sequence_base_c::type_override(abb_slave_response_sequence_base_c::type_override(abb_slave_response_sequence_base_c::type_override(abb_slave_response_sequence_base_c::type_override(abb_slave_response_sequence_base_c::type_override(abb_slave_response_sequence_base_c::type_override(abb_slave_response_sequence_base_c::type_override(abb_slave_c::type_override(abb_slave_response_sequence_base_c::type_override(abb_slave_c::type_c::type_override(</pre>	
				DISABLE MACROS
	apb_test_c :	timeunit lns / lns;	endclass	
	Extends apb_test_base_c	<pre>import uvm_pkg::*; import policy_pkg::*;</pre>		lon capabilities are to disable them.
	Factory overrides +			
	+ + +	apb_test_pkg.sv		
		tb/policies/		
		<pre>class apb_clk_frequency</pre>	apb_test_c.svh DONE	run_virtual_sequenc
		<pre>constraint freq_crv {</pre>	class apb_main_num_apb_transactions_p class apb_run_no	resets_policy_c exte
		<pre>object.freq == 100; }</pre>	constraint num_apb_transactions_crv constraint num	_mid_sim_resets_crv {
		<pre>constraint unit crv {</pre>	object.num_apb_transactions == 10 object.num_m	id_sim_resets == 0;
		and and only [

- 0 × ← 🌼

Scale testbench components/objects at runtime

- Problem:
 - Compile-time instance scaling requires class type specializations. And as we know, that's no fun.
- Solution:
 - Collect DUT parameters at runtime and make them available to env and agent configs.
 - Using these parameter variables and dynamic arrays to:
 - Construct agents and sub-env instances.
 - Construct env-configs and agent configs.
 - Construct/connect scoreboard, predictor and coverage TLM.
 - Construct sub-env predictors.



- 0 ×

					÷ 🌣
	i	virtual function void axir master max num hub_default_env_c	<pre>do axir maste virtual function void do axir maste virtual function for (genvar dl = 4; dl < (NUM_Y2 - 2); dl++) begin : GEN_IF_RESOURCES1 initial begin wait (env_full_name != "");</pre>		ictions
		<pre>class hub_predictor_c e `uvm analysis imp dec</pre>	<pre>GEN_IF1_D0[d0].GEN_IF1_D1[d1].sideband_master_y_if.add_resources_t GEN_IF1_D0[d0].GEN_IF1_D1[d1].sideband_slave_y_if.add_resources_to GEN_IF1_D0[d0].GEN_IF1_D1[d1].apb_master_y_if.add_resources_to_con GEN_IF1_D0[d0].GEN_IF1_D1[d1].apb_master_y_if.add_resources_to_con</pre>		
Value		`uvm_analysis_imp_dec	<pre>GEN_IF1_D0[d0].GEN_IF1_D1[d1].apb_slave_y_if.add_resources_to_conf GEN_IF1_D0[d0].GEN_IF1_D1[d1].axir_master_y_if.add_resources_to_co</pre>		nv_cfg;
Not set (d	efault: 3)	`uvm_analysis_imp_dec `uvm_analysis_imp_dec	<pre>GEN_IF1_D0[d0].GEN_IF1_D1[d1].axir_slave_y_if.add_resources_to_con GEN_IF1_D0[d0].GEN_IF1_D1[d1].axiv_master_y_if.add_resources_to_co</pre>	it_c r	lk_agen st_mast ideband
ARADDR_I	MSB	<pre>`uvm_analysis_imp_dec `uvm_analysis_imp_dec `uvm_analysis_imp_dec</pre>	<pre>GEN_IF1_D0[d0].GEN_IF1_D1[d1].axiw_slave_y_if.add_resources_to_con end end</pre>	_c a	ideband pb_slav xir mas
ARADDR_I	LSB	'uvm analysis imp dec	end end		xir sla
ARLEN_M	SB	hub_predictor_c.sv	<pre>function void add_resources_to_config_db(string env_full_name); hub_interface_harness.env_full_name = env_full_name;</pre>	/h	
RID_MSB		`ifndefHUB_ENV_PKG_S `define HUB ENV PKG S	<pre>add_parameters_to_config_db(env_full_name); endfunction</pre>)TOCOL_CHECKER)TOCOL_CHECKER	
RDATA_M	SB	package hub_env_pkg;	<pre>function automatic void add_parameters_to_config_db(string inst_name); hub_env_parameters_c params = hub_env_parameters_c::type_id::create("p</pre>	_	
RRESP_M	SB	timeunit lns / lns;	params.set_data_width(DATA_WIDTH);	RESS_WIDTH=0,	
Not set (d	efault: 1)	<pre>import uvm_pkg::*; import policy pkg::*;</pre>	params.set_num_x(NUM_X); params.set_num_x(NUM_X);	TA_WIDTH=0, MSB=0, 1 X=0,	
		import comparator pkg	params.set_num_y2(NUM_Y2); params.set_insert_bug(INSERT_BUG);	1 Y1=0.	
Co	onnection	hub_env_pkg.sv	<pre>uvm_config_db#(hub_env_parameters_c)::set(null, inst_name, "env_params endfunction</pre>	_checker_h	narn
¢ d	k	<pre>`ifndefHUB_SIGNAL_CH `defineHUB_SIGNAL_CH</pre>	endmodule		
	eset_n	<pre>module hub_signal_check</pre>	hub_interface_harness.sv DONE		
⇒ ar	rid_slvx[d]	#(parameter ADDRESS_WI	DTH=0,		
⇒ ar	raddr_slvx[d]	parameter DATA_WIDTH parameter ID_MSB=0, parameter NUM X=0,	=0,		
⇒ ar	rlen_slvx[d]	parameter NUM_X=0, parameter NUM_Y1=0.			

≡ hub

axir_master_if Instance of axir_if

Parameters Name ARID_MSB ARADDR_MSB ARADDR_LSB ARLEN_MSB RID_MSB RDATA_MSB RRESP_MSB ON_POSEDGE

Ports Name clk reset_n

arid

araddr

arlen

- 0 ×

	100
~	
	20_0

axir_master_if		:	<pre>class hub_predictor_c e</pre>	<pre>env_cfg.set_signal_checker_bound(bound);</pre>	
nstance of axir_if			`uvm analysis imp dec	end	
			uvm_analysis_imp_dec	<pre>if (env cfg.has agents()) begin</pre>	
Parameters			<pre>`uvm_analysis_imp_dec `uvm_analysis_imp_dec</pre>	<pre>clk_agent = clk_agent_c::type_id::create("clk_agent", this);</pre>	
didifictoro			`uvm_analysis_imp_dec	<pre>clk_agent.set_cfg(env_cfg.clk_cfg);</pre>	
Name	Value		`uvm_analysis_imp_dec	rst master agent = rst master agent c::type id::create("rst master a	
			`uvm_analysis_imp_dec	rst master agent.set cfg(env cfg.rst master cfg);	
ARID_MSB	Not set (default: 3)		`uvm analvsis imm dec		
			hub_predictor_c.sv	<pre>sideband_master_agent = sideband_master_agent_c::type_id::create("si</pre>	
ARADDR_MSB	ARADDR_MSB		hub_prodictor_c.c	<pre>sideband_master_agent.set_cfg(env_cfg.sideband_master_cfg);</pre>	
	101000 100			apb slave agent = apb slave agent c::type id::create("apb slave agen	
ARADDR_LSB	ARADDR_LSB		`ifndefHUB_ENV_PKG_S `define HUB ENV PKG_S	apb slave agent.set cfg(env cfg.apb slave cfg);	TOCOL_CHECKER_HARN
ARLEN MSB	ARLEN MSB		derineHUB_ENV_PKG_S		TOCOL_CHECKER_HARNI
AREEN_WOD	AREEN_MOD		package hub env pkg;	<pre>axir_master_agents = new[env_cfg.params.num_x];</pre>	col checker harness
RID MSB	RID MSB			<pre>foreach (axir_master_agents[a]) begin axir master agents[a] = axir master agent c::type id::create(\$sfor</pre>	
	ule state of		timeunit lns / lns;	axir_master_agents[a] = axir_master_agent_c::type_id::create(\$sior axir_master_agents[a].set cfg(env cfg.axir_master_cfgs[a]);	RESS_WIDTH=0,
RDATA_MSB	RDATA_MSB		<pre>import uvm pkg::*;</pre>	end	TA_WIDTH=0, MSB=0.
			<pre>import uvm_pkg::*; import policy pkg::*;</pre>		1 X=0.
RRESP_MSB	RRESP_MSB		import comparator pkg	<pre>axir_slave_agents = new[env_cfg.params.num_x];</pre>	1 Y1=0.
			tool and the second	<pre>foreach (axir_slave_agents[a]) begin axir slave agents[a] = axir slave agent c::type id::create(\$sforma</pre>	all a stress to see
ON_POSEDGE	Not set (default: 1)		hub_env_pkg.sv	axir_slave_agents[a] = axir_stave_agent_c::type_id::treate(\$storma axir_slave_agents[a].set cfg(env cfg.axir slave cfgs[a]);	_checker_harn
				end	
Ports			`ifndef HUB SIGNAL CH		
20115			<pre>`defineHUB_SIGNAL_CH</pre>	<pre>axiw_master_agents = new[env_cfg.params.num_x];</pre>	
Name	Connection			<pre>foreach (axiw_master_agents[a]) begin axiw master agents[a] = axiw master agent c::type id::create(\$sfor</pre>	
			<pre>module hub_signal_check #(</pre>	axiw master agents[a].set cfg(env cfg.axiw master cfgs[a]);	

avia clave econts - poulers of parame num vi-

|--|

end

DONE

parameter NUM Y1=0. hub_signal_checker.sv

parameter ADDRESS W parameter DATA WIDT

parameter ID MSB=0.

parameter NUM X=0,

≡ hub

clk

reset_n

arid

araddr

arlen

->

-

clk

reset_n

arid_slvx[d]

araddr_slvx[d]

≡ hub

=	nub			
0	Sub-environments Optional	class hub_predictor_c e	end	
	SELECT SUB-ENV +	`uvm_analysis_imp_dec `uvm_analysis_imp_dec `uvm_analysis_imp_dec `uvm_analysis_imp_dec	<pre>axiw_slave_y_agents = new[(env_cfg.params.num_y1 - 1) - 3]; foreach (axiw_slave_y_agents[a0]) begin axiw_slave_y_agents[a0] = new[(env_cfg.params.num_y2 - 2) - 4]; for (int al = 0; al < axiw_slave y_agents[a0].size(); al++) begin</pre>	
	relay_x_envs[] :	`uvm_analysis_imp_dec `uvm_analysis_imp_dec `uvm_analysis_imp_dec `uvm_analysis_imp_dec	<pre>axiw_slave_y_agents[a0][a1] = axiw_slave_agent_c::type_id::creat axiw_slave_y_agents[a0][a1].set_cfg(env_cfg.axiw_slave_y_cfgs[a0 end end</pre>	
	HDL path GEN_X[NUM_X].relay_x	hub_predictor_c.sv	end	
		`ifndefHUB_ENV_PKG_S `defineHUB_ENV_PKG_S	<pre>if (env_cfg.relay_env_cfg.has_env()) begin relay_env = relay_env_c::type_id::create("relay_env", this); relay_env.set_env_cfg(env_cfg.relay_env_cfg); end</pre>)TOCOL_CHECKER_HARNES)TOCOL_CHECKER_HARNES
		<pre>package hub_env_pkg; timeunit lns / lns; import uvm_pkg::*; import policy_pkg::*; import comparator pkg</pre>		:ol_checker_harness JRESS_WIDTH=0, FA_WIDTH=0, MSB=0, 4_X=0, 1_Y1=0.
	CONTINUE	hub_env_pkg.sv	<pre>end relay_y_envs = new[(env_cfg.params.num_y1 - 1) - 3]; foreach (relay y envs[e0]) begin</pre>	_checker_harn
0	Predictor	`ifndefHUB_SIGNAL_CH `defineHUB_SIGNAL_CH	<pre>relay_y_envs(e0) = new[(env_cfg.params.num_y2 - 2) - 4]; for (int e1 = 0; e1 < relay_y_envs(e0].size(); e1++) begin if (env_cfg.relay_y_env_cfgs[e0][e1].has_env()) begin</pre>	
5	Coverage	<pre>module hub_signal_check #(parameter ADDRESS_W parameter DATA WIDT</pre>	<pre>relay_y_envs[e0][e1] = relay_env_c::type_id::create(\$sformatf("r relay_y_envs[e0][e1].set_env_cfg(env_cfg.relay_y_env_cfgs[e0][e1 end end</pre>	
6	Configuration and policies Optional	parameter ID_MSB=0, parameter NUM_X=0, parameter NUM_Y1=0	hub_env_c.svh DONE	
0	Signal checker Optional	hub_signal_checke	r.sv	

- ō ×

🔶 🔅		0.87***
N	4	
	N	100.0

•

		endclass	logic [31:0] num_y2; if	(!clk_cfg.randomize()) begin
Predictor				<pre>get_type_name(), { c</pre>
hub_predictor_c	:	abstract_hub_sign	<pre>virtual function void set_env_cfg(hub_env_config_c env_cfg); this.env_cfg = env_cfg; endfunction</pre>	fig_c.svh
Extends uvm_component		<pre>class hub_default_env_c</pre>	<pre>virtual function void build_phase(uvm_phase phase); if (env_cfg == null) begin</pre>	l_env_config_c extend
Subroutines		`uvm_object_utils(hub	<pre>`uvm_fatal(get_type_name(), "Must call set_env_cfg(hub_env_ end</pre>	<pre>config_c lls(hub_starved_env_c</pre>
function void write_actual_request_from_rst_master(rst_sequen	~	<pre>function new(string n super.new(name); endfunction</pre>	<pre>actual_request_from_rst_master_imp = new("actual_request_from</pre>	<pre>_rst_mast ring name="hub_starv ne);</pre>
function void write_actual_request_from_sideband_master(side	~	endrunction	<pre>rst_master_export = new("rst_master_export", this);</pre>	
function void write_actual_response_from_apb_slave(apb_sequ	~	virtual function void axir master max num	<pre>sideband_master_export = new("sideband_master_export", this); apb_slave_export = new("apb_slave_export", this);</pre>	on void do_axir_maste nax num transactions
function void write_actual_request_from_axir_master_x(axir_seq	~	hub_default_env_c	<pre>axir_master_exports = new[env_cfg.params.num_x]; foreach (axir_master_exports[e]) begin</pre>	env_config_c
function void write_actual_response_from_axir_slave_x(axir_seq	~	<pre>class hub_predictor_c e</pre>	<pre>axir_master_exports[e] = new(\$sformatf("axir_master_exports end</pre>	[%0d]", e
function void write_actual_request_from_axiw_master_x(axiw_s	~	`uvm_analysis_imp_dec	<pre>axir_slave_exports = new[env_cfg.params.num_x]; foreach (axir slave exports[e]) begin</pre>	y_agents = new[(env_
function void write_actual_data_from_axiw_master_x(axiw_sequ	~	`uvm_analysis_imp_dec `uvm_analysis_imp_dec `uvm_analysis_imp_dec	<pre>axir_slave_exports[e] = new(\$sformatf("axir_slave_exports[% end</pre>	<pre>ciw_slave_y_agents[a0 od]", e), re_y_agents[a0] = new a1 = 0; a1 < axiw sl</pre>
function void write_actual_response_from_axiw_slave_x(axiw_s	~	`uvm_analysis_imp_dec	axiw master exports = new[env cfg.params.num x];	.ave_y_agents[a0][a1]
function void write_actual_request_from_sideband_master_y(si	~	`uvm_analysis_imp_dec `uvm_analysis_imp_dec `uvm_analysis_imp_dec	<pre>axiw_master_exports = new(env_cry.params.num_x); foreach (axiw_master_exports[e]) begin axiw_master_exports[e] = new(\$sformatf("axiw_master_exports</pre>	<pre>.ave_y_agents[a0][a1] [%0d]", e</pre>
function void write_actual_response_from_sideband_slave_y(sid	~	hub_predictor_c.sv	end	rh
function void write_actual_request_from_apb_master_y(apb_se	~		<pre>axiw_slave_exports = new[env_cfg.params.num_x]; foreach (axiw_slave_exports[e]) begin</pre>	
function void write_actual_response_from_apb_slave_y(apb_seq	~	<pre>`ifndefHUB_ENV_PKG_S `defineHUB_ENV_PKG_S</pre>	<pre>axiw_slave_exports[e] = new(\$sformatf("axiw_slave_exports[% end</pre>	0d]", e),)TOCOL_CHECKER_HARNES
function void write_actual_request_from_axir_master_y(axir_seq	~	<pre>package hub_env_pkg;</pre>	hub_scoreboard_c.svh	DONE :ol_checker_harness
function void write_actual_response_from_axir_slave_y(axir_seq	~	timeunit lns / lns;		ameter ADDRESS_WIDTH=0, ameter DATA WIDTH=0,
function void write_actual_request_from_axiw_master_y(axiw_s	~	<pre>import uvm_pkg::*; import policy_pkg::*;</pre>		ameter ID_MSB=0, ameter NUM_X=0,

≡ hub

Conditional instantiation of static verification elements at compile time

- Problem:
 - Sub-environments and SVA may not be needed in every test regression and can bog down full-chip simulation performance.
- Solution:
 - Make instantiation of static verification sub-elements, such as interfaces, protocol checkers and signal checkers, conditional at compile time.
 - Create clear, easy to use macro definitions to disable binding of verification elements individually or all at once.
 - Enable verification sub-environments and/or SVA as needed for debug.



hub	UVMGen	ть
-----	--------	----

=

hub 10 virtual function void build phase(u virtual function void build_phase(u import policy_pkg::*; BKESP_MSB (BKESP_MSB) Default settings) hub signal checker (.*); endif hub_in_order_test .SV Clock Unit Frequency // RELAY Bind statements MHZ 100 ifdef ENABLE RELAY FUNCTIONAL VERIFICATION bind relay: hub.relay1 relay interface harness #(ADDRESS WIDTH (ADDRESS WIDTH), Duty cycle DATA WIDTU (DATA WIDTU) .INSERT BUG (INSERT BUG) 0.5 ARID FOO MSB (ARID FOO MSB), AWID MSB (AWID MSB). .SHOULD NOT BE IGNORED (SHOULD NOT BE IGNORED), ARADDR MSB (ARADDR MSB). Reset ARADDR LSB (ARADDR LSB), ARLEN MSB (ARLEN MSB), Number of resets per test RID MSB (RID MSB) RDATA MSB (RDATA MSB), D policies/ 5 RRESP MSB (RRESP MSB), AWADDR MSB (AWADDR MSB), AWADDR LSB (AWADDR LSB), Duration of reset pulse (num clocks) AWLEN MSB (AWLEN MSB) .WID MSB (WID MSB), m axir transactions 25 .WDATA MSB (WDATA MSB), .BID MSB (BID MSB), .BRESP MSB (BRESP MSB) ct.num axir transact) relay interface harness (.*); Transactions endif ifdef ENABLE RELAY PROTOCOL CHECKERS Duration of activity between resets (num clocks) bind relay: hub.relay1 relay protocol checker harness #(hub_clk_frequency ADDRESS WIDTH (ADDRESS WIDTH), im_axir_transa... 1000 DATA WIDTH (DATA WIDTH), -----Max number of sideband transactions per reset hub_bind.svh DONE class hub main num axiw transactions class hub main num sideband y transac class hub main num apb y transactions 100 constraint num axiw transactions cr constraint num sideband y transacti constraint num apb y transactions c + foreach (object.num_apb_y_transac foreach (object.num axiw transact foreach (object.num sideband y tr Max number of axir transactions per reset object.num sideband y transacti

Does your company use all these best practices?

- Interface harnesses
- Abstract/concrete classes
- DUT parameter passing to VIP
- Scale UVC, sub-env, config and TLM instances at runtime
- Conditional instantiation of state verification elements at compile time
- Pass down config object over config db
- Use sequence, BFM and config factory overrides

- Use slave sequences with late response randomization
 - tese methodology: don't kill sequences with
- Use virtual sequences over phase jumping
- No virtual sequencers
- Use objections wisely
- Use constraint policies over inheritance
- Use standalone testbench for UVC development
- And many more...

The UVM dream is not today's reality

- Tight schedules. Large designs. Lots of new features.
- Some UVM best practices are not known to engineers.
- Some UVM best practices are daunting to implement.
- Hard for a large organization to be in sync on methodology.
- Reuse per the UVM dream is not easy and takes a lot of code!



Today's reality

- Careful implementation of best practices for reuse and scalability.
- Make it work! Get it verified. On time. However possible.
- Monolithic verification decisions made to hit deadlines.
 - It makes sense. Reuse is not quick or easy to implement.
- Hacks to fix hacks.
- Code rot ensues...



Introducing UVMGen Technology

- With the best DV practices across the industry distilled and encoded into the UVMGen code generator, users can stand on the shoulders of DV experts.
- Generate world-class VIP in an instant, reuse at a click, integrate and scale with ease.
- Now everybody can code like a guru and capitalize on the UVM promise.

- Verify more features.
- In less time.
- With higher confidence.
- And less brain juice :p

Go to uvmgen.com and Generate your UVCs for free!



uvmgen.com