



BREKER™ THE LEADER IN PORTABLE STIMULUS

Advanced RISC-V Verification Technique Learnings for SoC Validation

Using Breker SystemVIP for RISC-V System Ready

Adnan Hamid, CTO, Breker Verification Systems

Verification Futures Austin 2023

Agenda


- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP

Agenda

- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP



The High Cost of Developing Test Content

Largest Functional Verification Challenge




Source: Wilson Research 2020

Project Resource Deployment



Test Suite Synthesis... Analogous to Logic Synthesis




Describe intent

Specify goals

Generate implementation

Map to platform

Test Suite Synthesis



Breker
Core Technology


AI Planning
Algorithms

3D Coverage
Closure

Synthesizable
VerificationOS

AI Planning Algorithms


Breker SystemVIP Library




SoC SystemVIP Library

- The **RISC-V Core TrekApp** provides fast, pre-packaged tests for RISC-V Core and SoC integrity issues
- The **Coherency TrekApp** verifies cache and system-level coherency in a multiprocessor SoC
- The **End-to-end IP TrekApp** IP test sets ported from UVM to SoC
- The **Power Management TrekApp** automates power domain switching verification
- The **Security TrekApp** automates testing of hardware access rules for HRoT fabrics
- The **Networking & Interface TrekApp** automates packet generation, CXL, UCIe interface tests

Constrained Random vs AI Planning Algorithm Synthesis



Design black box, shotgun tests to search for key state
Low probability of finding complex bug



Starts with key state and intelligently works backward through space
Deep sequential, optimized test discovers complex corner-cases




White Paper Discussing AI Planning Algorithm Test Generation on Breker Website

- Open Instruction Set Architecture (ISA) creating a discontinuity in the market
- Appears to be gaining significant traction in multiple applications
- Significant verification challenges
 - Arm spends \$150M per year on 10^{15} verification cycles per core
 - Hard for RISC-V development group to achieve this same quality
 - Lots of applications expands verification requirements
 - Requires automation, reuse and other new thinking



RISC-V Verification & Validation Tasks



Breker RISC-V SystemVIP Portfolio


SVIPs for Core Integrity

- Register Hazards
- Load/Store
- Core Cache Coherency
- Core Interrupts
- ...


SVIPs for SoC Integrity

- SoC Cache Coherency
- Memory Ordering
- Power Management
- System Interrupts
- ...

CPU Cores




Uncore IPs



SVIPs for IP Integrity

- Mem2Mem (dma)
- IO Offload (PCIE/Eth)
- WQ Servicing
- ...



Firmware



SVIPs for Firmware Integrity

- Mem2Mem (dma)
- IO Offload (PCIE/Eth)
- WQ Servicing
- ...

Single Source of Truth for all stages of Verification & Validation

SVIPs for IP Integrity

- Mem2Mem (dma)
- IO Offload (PCIE/Eth)
- WQ Servicing
- ...

SVIPs for Core Integrity

- Register Hazards
- Load/Store
- Core Cache Coherency
- Core Interrupts
- ...


SVIPs for SoC Integrity

- SoC Cache Coherency
- Memory Ordering
- Power Management
- System Interrupts
- ...


SVIPs for FW Integrity

- Mem2Mem (dma)
- IO Offload (PCIE/Eth)
- WQ Servicing
- ...


Test Suite Synthesis





Virtual Platform Environment




UVM Block Environment




Simulation Acceleration



Hybrid Emulation Environment




Silicon / Prototyping Environment



High Level Debug




Coverage Analysis



Performance Profiling

Different Challenges for Core vs SoC Verification



RISC-V Core Verification Challenges

Random Instructions	Do instructions yield correct results
Register/Register Hazards	Pipeline perturbations dues to register conflicts
Load/Store Integrity	Memory conflict patterns
Conditionals and Branches	Pipeline perturbations from synchronous PC change
Exceptions	Jumping to and returning from ISR
Asynchronous Interrupts	Pipeline perturbations from asynchronous PC change
Privilege Level Switching	Context switching
Core Security	Register and Memory protection by privilege level
Core Paging/MMU	Memory virtualization and TLB operation
Sleep/Wakeup	State retention across WFI
Voltage/Freq Scaling	Operation at different clock ratios
Core Coherency	Caches, evictions and snoops


RISC-V SoC Verification Challenges

System Coherency	Cover all cache transitions, evictions, snoops
System Paging/IOMMU	System memory virtualization
System Security	Register and Memory protection across system
Power Management	System wide sleep/wakeup and voltage/freq scaling
Packet Generation	Generating networking packets for I/O testing
Interface Testing	Analyzing coherent interfaces including CXL & UCIe
Random Memory Tests	Test Cores/Fabrics/Memory controllers across DDR, OCRAM, FLASH etc
Random Register Tests	Read/write test to all uncore registers
System Interrupts	Randomized interrupts through CLINT
Multi-core Execution	Concurrent operations on fabric and memory
Memory Ordering	For weakly order memory protocols
Atomic Operation	Across all memory types

Agenda

- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP

RISC-V Core Testbench Integration



RV64 Core Instruction Generation

hart0
TO
asmInstrs.1

TrekDebug 2.0.2beta: coherency-riscv64-core1@centos6
File Tests View Preferences Select Window
Find: in coherency-riscv64-core1.c Match Case

Memory Map
Memory Values
asmInstrs.1 trek_mem_dds+0xdd09640 (0x8 bytes)
0x00000000: f86bf270 ab34b748


Test Source
IO Task asmInstrs.1

```
"sd    x31, 232(sp) \n\t"  
"li    t0, %[addr] \n\t"  
"sd    sp, 0(t0) \n\t"  
:: [addr] "i" (trek_mem_dds+0xdd09640)  
: "t0");  
  
asm volatile("sltiu    x29, x18, 29  ");  
asm volatile("divu     x16, x31, x16 ");  
asm volatile("fmv.s    f31, f16 ");  
asm volatile("sllw     x5,  x26, x21 ");  
asm volatile("fsgnjx.d f18, f8  , f12");  
asm volatile("fadd.d   f8,  f0  , f2");  
asm volatile("fcvt.w.s x27, f12 ");  
asm volatile("fclass.d x29, f28 ");  
asm volatile("feq.s    x0,  f5  , f10");  
asm volatile("feq.s    x28, f31 , f20");  
asm volatile("slti     x19, x0,  23  ");  
asm volatile("flt.s    x13, f13 , f14");  
asm volatile("fclass.d x26, f25 ");  
asm volatile("fsgnjn.d f19, f17 , f5");  
asm volatile("fclass.s x29, f19 ");  
asm volatile("or       x13, x0,  x15 ");  
asm volatile("fext.w.d x31, f8  , xmm");
```


Random register instructions

Log
Test Idle

Instruction Coverage Analysis



RV64 Core Load/Store



The screenshot displays the TrekDebug 2.0.2beta interface for a coherency-riscv64-core2@centos6 system. The main window shows a task named **multiOp.7** in the **IO Task** pane. The task source code is visible, showing a sequence of memory writes to `trek_mem_ddr` addresses. A callout box labeled "Locality of write addrs" points to the addresses in the code. On the left, a diagram shows a vertical stack of multiOp.1 through multiOp.11, with multiOp.7 highlighted and a curved arrow indicating its execution flow. The **Memory Map** pane shows the `ddr` memory region from `0x007fffff` to `0x2ffffff`. The **Memory Values** pane shows the state of memory locations `trek_mem_ddr+0x2380e35c` and `trek_mem_ddr+0x2380e3a0` before and after the task execution.

Task Source Code:

```
// multiOp.7
trek_c2t_event(0, 0x5e);          // [event:0x5e agent:hart0 thread:T0 instance:
/* tbx: trek_message("Begin multiOp.7"); */
trek_write8(0xb6, trek_mem_ddr+0x2380e3a0);
trek_writel6(0xb639, trek_mem_ddr+0x2dcc6b26);
trek_writel6(0xd6f8, trek_mem_ddr+0x2dcc6ab2);
trek_write8(0xb4, trek_mem_ddr+0x2380e35e);
trek_write8(0xc9, trek_mem_ddr+0x2dcc6ab0);
trek_write8(0x5e, trek_mem_ddr+0x2dcc6b38);
trek_write8(0xff, trek_mem_ddr+0x2dcc6b2e);
trek_write8(0xc4, trek_mem_ddr+0x2380e3a2);
trek_writel6(0x2cf3, trek_mem_ddr+0x2380e35c);
trek_writel6(0x5af8, trek_mem_ddr+0x2dcc6b2c);
trek_write8(0x01, trek_mem_ddr+0x2dcc6b3a);
trek_writel6(0xec92, trek_mem_ddr+0x2dcc6b3c);
trek_writel6(0xee92, trek_mem_ddr+0x2380e3a4);
trek_writel6(0x9b4b, trek_mem_ddr+0x2dcc6b3e);
trek_write8(0x12, trek_mem_ddr+0x2dcc6b40);
trek_writel6(0xe6e2, trek_mem_ddr+0x2dcc6aae);
trek_c2t_event(0, 0x5f);          // [event:0x5f agent:hart0 thread:T0 instance:
/* tbx: trek_message("End multiOp.7"); */
```

Memory Values:

Address	Before	After
trek_mem_ddr+0x2380e35c (0x4 bytes)	87112417	f32cb417
trek_mem_ddr+0x2380e3a0 (0x6 bytes)	4ffe5df6 e82c	

Example Address Allocation Patterns

- Random Clusters with locality of reference

```
// memAllocAddrSlice allocated setId:0x1 of 0x4 blocks
// memAllocAddrRand size:0x8 addr: trek_mem_ddr+0x08b810c8
// memAllocAddrRand size:0x8 addr: trek_mem_ddr+0x2380e378
// memAllocAddrRand size:0x8 addr: trek_mem_ddr+0x2380e380
// memAllocAddrRand size:0x8 addr: trek_mem_ddr+0x2380e370
```





- Stride Patterns across fixed address distances

```
// memAllocAddrSlice allocated setId:0x1 of 0x4 blocks
// memAllocAddrStride stride_len:0x2000 size:0x8 addr: trek_mem_ddr+0x08b830c8
// memAllocAddrStride stride_len:0x2000 size:0x8 addr: trek_mem_ddr+0x08b850c8
// memAllocAddrStride stride_len:0x2000 size:0x8 addr: trek_mem_ddr+0x08b870c8
// memAllocAddrStride stride_len:0x2000 size:0x8 addr: trek_mem_ddr+0x08b890c8
```


- Sequential Addresses matching a specific Hash

```
// memAllocAddrSlice allocated setId:0x1 of 0x4 blocks
// memAllocAddrHash hash:0x44 size:0x100 addr: trek_mem_ddr+0x08bc1100
// memAllocAddrHash hash:0x44 size:0x100 addr: trek_mem_ddr+0x08c01100
// memAllocAddrHash hash:0x44 size:0x100 addr: trek_mem_ddr+0x08c41100
// memAllocAddrHash hash:0x44 size:0x100 addr: trek_mem_ddr+0x08c81100
```


Application to Unit Bench and Sub-System Bench



RV64 Core Exception Testing



hart0
T0

- installInterruptHandlers.1
- sendInterrupt.1
- sendInterrupt.2
- sendInterrupt.3
- sendInterrupt.4
- checkInterruptCount.1

Memory Map

Memory Values

sendInterrupt.1 trek_mem_ddr+0x2dcc6b00 (0x4 bytes)
0x00000000: 2f1108ee

Test Source

IO Task sendInterrupt.1

```
// sendInterrupt.1
trek_c2t_event(0, 0x5); // [event:0x5 agent:hart0 thread:T0 instance:s
/* tbx: trek_message("Begin sendInterrupt.1"); */
// Remember current interrupt count for use in the check
trek_write32(trek_read32(&trek_interrupt_count[0]), trek_interrupt_count[0]);
// Trigger interrupt #0
trek_send_interrupt(0);
trek_c2t_event(0, 0x6); // [event:0x6 agent:hart0 thread:T0 instance:s
/* tbx: trek_message("waiting for 'trek_interrupt_count[0] > trek_read32(trek_me
trek_write32_shared(0x3, trek_hart0_T0_state);
}
case (0x3): {
if (!(trek_interrupt_count[0] > trek_read32(trek_mem_ddr+0x2dcc6b00))) { break;
trek_c2t_event(0, 0x7); // [event:0x7 agent:hart0 thread:T0 instance:s
/* tbx: trek_message("... got 'trek_interrupt_count[0] > trek_read32(trek_me
trek_write32(0xee08112f, trek_mem_ddr+0x2dcc6b00);
trek_c2t_event(0, 0x8); // [event:0x8 agent:hart0 thread:T0 instance:s
/* tbx: trek_message("End sendInterrupt.1"); */
trek_write32_shared(0x4, trek_hart0_T0_state);
break;
}
}
```

Generates for example, `asm("UNIMP");`

Check exception counts

Log

Memory locations of sendInterrupt.1

Test Idle

Page Based Virtual Memory Tests





Figure 3.2: RISC-V address translation details.

RV64 Core Page Based MMU Tests



TrekDebug 2.0.2beta: coherency-riscv64-core4@centos6

File Tests View Preferences Select Window

Find: in coherency-riscv64-core4.c

Memory Map

Memory Values

swapOne.2 trek_mem_dds+0xdd09000 (0x2000 bytes)

Before

0x00000000:	f8a5a11c	a0b95c2d	388a8a43	082f3264
0x00000010:	78fa7f77	d09c03bf	b82a209a	b87211f6
...
0x00001fe0:	f8e47c60	c1769a09	38d52197	a9e46b40
0x00001ff0:	78050aba	715a799b	b875ffe9	d9cb4ed2

After

Test Source

IO Task swapOne.2

```
// swapOne.2
trek_c2t_event(0, 0x38);           // [event:0x38 agent:hart0 thread:T0 instance:s
/* tbx: trek_message("Begin swapOne.2"); */
/* Swapping Pages: trek_mem_dds+0x0dd0a000 and trek_mem_dds+0x0dd09000 */
const trek_uint64_t addrA = trek_mem_dds+0x0dd0a000ULL;
const trek_uint64_t addrB = trek_mem_dds+0x0dd09000ULL;
// Find table entries for each address.
trek_uint64_t* const pte1 = trek_find_pte(addrA);
trek_uint64_t* const pte2 = trek_find_pte(addrB);
const trek_uint64_t entry1 = *pte1;
const trek_uint64_t entry2 = *pte2;
// Insert the new table entries with addrA and addrB swapped.
*pte1 = entry2;
*pte2 = entry1;
trek_c2t_event(0, 0x39);           // [event:0x39 agent:hart0 thread:T0 instance:s
/* tbx: trek_message("End swapOne.2"); */
trek_write32_shared(0x17, trek_hart0_T0_state);
break;
}
```

Swap MMU PTE's and Check memory access

Log


Memory locations of swapOne.2

Test Idle

Agenda


- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP

RISC-V SoC Testbench Integration




Multi-Agent Scheduling Plans: Overview

- True Sharing within scenario
- False Sharing across scenarios




N Transition Sequences

Concurrent Scenario Test Case



N Transition Scenarios



Schedule Memory
Interleave & Pack
Resolve Dependencies

RV64 MultiCore MoesiStates

TrekDebug 2.0.2beta: coherency-riscv64-moesiStates@centos6

File Tests View Preferences Select Window

Find in: coherency-riscv64-moesiStates.c

Memory Map

Memory Values

Test Source

IO Task: multiOp.36


```
// multiOp.36
    trek_write32_shared(0x8, trek_hart0_T0_state);
}
case (0x8): {    // wait for multiOp.35
    if (trek_read32_shared(trek_hart3_T0_state) < 0x8)
        trek_c2t_event(0, 0xb);    // [event:0xb]
    /* tbx: trek_message("Begin multiOp.36"); */
    // memAllocSingle with 0x1 blocks of 0x4 bytes
    // pss_top.moesiStates.EXCLUSIVE_to_MODIFIED_8_i / pss_top.op
    // trek_copy_memory_block(trek_mem_ddr+0xff9503c, trek_mem_c
    trek_write32(trek_read32(trek_mem_ddr+0xff9503c), trek_mem_c
    trek_c2t_event(0, 0xc);    // [event:0xc agent:hart0]
    /* tbx: trek_message("End multiOp.36"); */
    trek_write32_shared(0x9, trek_hart0_T0_state);
    break;
}
```

Planned Cache State Transitions


Log

Memory locations of multiOp.36


Test Idle



Efficacy of System-Integrity Testing using the RISC-V TrekApp



... vs. RISC-V TrekApp
automated Sys-Integrity tests



Atomics Testing

TrekDebug 2.0.2beta: coherency-riscv64-atomics@centos6

File Tests View Preferences Select Window

Find in: coherency-riscv64-atomics.c

Memory Map

Memory Values

Test Source

IO Task multiOp.19

Check result is aggregate of synchronized atomic operations

```
// multiOp.19
trek_write32_shared(0x7, trek_hart1_T1_state);
}
case (0x7): { // wait for sync tasks
    if ((trek_read32_shared(trek_hart2_T0_state) < 0x10) ||
        (trek_read32_shared(trek_hart3_T0_state) < 0x8) ||
        (trek_read32_shared(trek_hart3_T1_state) < 0xf)) {
        break;
    }
    trek_c2t_event(3, 0x4c); // [event:0x4c agent:hart1
    /* tbx: trek_message("Begin multiOp.19"); */
    {
        trek_uint32_t *ptr = (trek_uint32_t*)(trek_mem_ddr+0x0ff95038);
        (void)__atomic_fetch_xor(ptr, 0xf428ac1b, __ATOMIC_SEQ_CST);
    }
    trek_c2t_event(3, 0x4d); // [event:0x4d agent:hart1
    /* tbx: trek_message("End multiOp.19"); */
    trek_write32_shared(0x8, trek_hart1_T1_state);
    break;
}
```

Log

Memory locations of multiOp.19

Test Idle

RISC-V SoC Memory Ordering: Dekker Algorithm

- Assume initial state $A=0$, $B=0$
- The Dekker Algorithm States

```
core 0: ST A, 1; MEM_BARRIER; LD B
core 1: ST B, 1; MEM_BARRIER; LD A
error iff ( A == 0 && B == 0 )
```
- This is a test for a weakly ordered memory system
 - Such a system must preserve the property that a LD may not reorder ahead of a previous ST from the same agent

Dekker Memory Ordering

TrekDebug 2.0.2beta: coherency-riscv64-dekker@centos6

File Tests View Preferences Select Window

Find: in coherency-riscv64-dekker.c Match Case

Memory Map

Memory Values

IO Task dekkerCheck.19

Test Source

Log

Memory locations of dekkerCheck.19

Test Idle

Check ordering across synchronized Dekker scenarios

```
// dekkerCheck.19
trek_write32_shared(0x15, trek_hart1_T1_state);
}
case (0x15): { // wait for dekkerOp.46
if (trek_read32_shared(trek_hart0_T1_state) < 0x10) break;
trek_write32_shared(0x16, trek_hart1_T1_state);
}
case (0x16): { // wait for dekkerOp.48
if (trek_read32_shared(trek_hart3_T0_state) < 0x13) break;
trek_c2t_event(3, 0x9d); // [event:0x9d agent:hart3]
/* tbx: trek_message("Begin dekkerCheck.19"); */
if (!((trek_read64(trek_mem_ddr+0x2380e3d8) == 0x8376dc63) ||
trek_c2t_arg(3, 0x0);
trek_c2t_event(3, 0x9e); // [event:0x9e agent:hart3]
/* tbx: trek_verbatim_check ("!(trek_read64(trek_mem_ddr+0x2380e3d8) == 0x8376dc63) ||
trek_c2t_arg(3, 0x0)");
}
trek_write32(0x006f8b36, trek_mem_ddr+0x2380e3d0);
trek_write32(0x006f8b36, trek_mem_ddr+0x2380e3d4);
trek_write64(0x5d92b0b2da60e254ULL, trek_mem_ddr+0x04161320);
trek_write64(0x8376dc63bd2bb6cfULL, trek_mem_ddr+0x2380e3d8);
trek_write8(0x2b, trek_mem_ddr+0x2380e32f);
}
```


MultiCore MMU Tests

TrekDebug 2.0.2beta: coherency-riscv64-pageSwap@centos6

File Tests View Preferences Select Window

Find: in coherency-riscv64-pageSwap.c

Memory Map

Memory Values

swapOne.14 trek_mem_ddr+0xdd0b000 (0x1000)

Before

0x00000000: f8a524ea d527ce4b 388a0919 bc95

0x00000010: 78faf24c 040baddb b82aa773 ecf8

...

0x00000fe0: f86452e3 ac2deb2 38550716 7783

0x00000ff0: 7885e945 df70ce84 b8f5d268 a7e6

After

Test Source

IO Task swapOne.14

trek_read32_shared(trek_hart2_T1_state) < 0x3f) ||

trek_read32_shared(trek_hart3_T1_state) < 0x42)) {

event(2, 0x139); // [event:0x139 agent:hart

tbx: trek_message("Begin swapOne.14"); */

/* Swapping Pages: trek_mem_ddr+0x0dd0b000 and trek_mem_ddr-

const trek_uint64_t addrA = trek_mem_ddr+0x0dd0b000ULL;

const trek_uint64_t addrB = trek_mem_ddr+0x0dd16000ULL;

// Find table entries for each address.

trek_uint64_t* const ptel = trek_find_pte(addrA);

trek_uint64_t* const pte2 = trek_find_pte(addrB);

const trek_uint64_t entry1 = *ptel;

const trek_uint64_t entry2 = *pte2;

// Insert the new table entries with addrA and addrB swapped

*ptel = entry2;

*pte2 = entry1;

trek_c2t_event(2, 0x13a); // [event:0x13a agent:hart

/* tbx: trek_message("End swapOne.14"); */

trek_write32_shared(0x4f, trek_hart1_T0_state);

break;


Log

Memory locations of swapOne.14

Test Idle

All cores Swap MMU PTE's and check memory access

False-Share Memory Stress Tests



Thanks for Listening!
Any Questions?
