

Advanced RISC-V Verification Technique Learnings for SoC Validation

Using Breker SystemVIP for RISC-V System Ready

Adnan Hamid, CTO, Breker Verification Systems

Verification Futures Austin 2023

Agenda



- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP

Agenda




- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP

The High Cost of Developing Test Content





Largest Functional Verification Challenge



Source: Wilson Research 2020

Project Resource Deployment






Why? Resource Intensive Test Content

Test Suite Synthesis... Analogous to Logic Synthesis


Describe intent

Specify goals









3D Coverage

Closure

Breker

Core Technology


Al Planning

Algorithms

AI Planning Algorithms

Generate implementation






Synthesizable VerificationOS

Optimize

Breker SystemVIP Library






SoC SystemVIP Library

- The *RISC-V Core TrekApp* provides fast, pre-packaged tests for RISC-V Core and SoC integrity issues
- The Coherency TrekApp verifies cache and system-level coherency in a multiprocessor SoC
- The End-to-end IP TrekApp IP test sets ported from UVM to SoC
- The Power Management TrekApp automates power domain switching verification
- The Security TrekApp automates testing of hardware access rules for HRoT fabrics
- The Networking & Interface TrekApp automates packet generation, CXL, UCle interface tests

Constrained Random vs Al Planning Algorithm Synthesis





Al Planning Algorithm
Breker Test Suite Synthesis

Design black box, shotgun tests to search for key state

Low probability of finding complex bug

Starts with key state and intelligently works backward through space Deep sequential, optimized test discovers complex corner-cases



White Paper Discussing Al Planning Algorithm Test Generation on Breker Website

A Look At RISC-V




- Open Instruction Set Architecture (ISA) creating a discontinuity in the market
- Appears to be gaining significant traction in multiple applications
- Significant verification challenges
 - Arm spends \$150M per year on 10¹⁵ verification cycles per core
 - Hard for RISC-V development group to achieve this same quality
 - Lots of applications expands verification requirements
 - Requires automation, reuse and other new thinking



RISC-V Verification & Validation Tasks





Breker RISC-V SystemVIP Portfolio



SVIPs for Core Integrity


- Register Hazards
- Load/Store
- Core Cache Coherency
- Core Interrupts


SVIPs for SoC Integrity

- SoC Cache Coherency
- Memory Ordering
- Power Management
- System Interrupts

Uncore IPs







SVIPs for Firmware Integrity

- Mem2Mem (dma)
- IO Offload (PCIE/Eth)
- WQ Servicing

SVIPs for IP Integrity

- Mem2Mem (dma)
- IO Offload (PCIE/Eth)
- WQ Servicing

Single Source of Truth for all stages of Verification & Validation



SVIPs for IP Integrity

- Mem2Mem (dma)
- IO Offload (PCIE/Eth)
- WQ Servicing

SVIPs for Core Integrity


- **Register Hazards**
- Load/Store
- Core Cache Coherency
- Core Interrupts

SVIPs for SoC Integrity

- SoC Cache Coherency
- Memory Ordering
- **Power Management**
- **System Interrupts**

SVIPs for FW Integrity

- Mem2Mem (dma)
- IO Offload (PCIE/Eth)
- WQ Servicing






Coverage Analysis Breker Systems Confidential



Performance Profiling

Different Challenges for Core vs SoC Verification





RISC-V Core Verification Challenges

Random Instructions	Do instructions yield correct results
Register/Register Hazards	Pipeline perturbations dues to register conflicts
Load/Store Integrity	Memory conflict patterns
Conditionals and Branches	Pipeline perturbations from synchronous PC change
Exceptions	Jumping to and returning from ISR
Asynchronous Interrupts	Pipeline perturbations from asynchronous PC change
Privilege Level Switching	Context switching
Core Security	Register and Memory protection by privilege level
Core Paging/MMU	Memory virtualization and TLB operation
Sleep/Wakeup	State retention across WFI
Voltage/Freq Scaling	Operation at different clock ratios
Core Coherency	Caches, evictions and snoops

RISC-V SoC Verification Challenges

System Coherency	Cover all cache transitions, evictions, snoops
System Paging/IOMMU	System memory virtualization
System Security	Register and Memory protection across system
Power Management	System wide sleep/wakeup and voltage/freq scaling
Packet Generation	Generating networking packets for I/O testing
Interface Testing	Analyzing coherent interfaces including CXL & UCIe
Random Memory Tests	Test Cores/Fabrics/Memory controllers across DDR, OCRAM, FLASH etc
Random Register Tests	Read/write test to all uncore registers
System Interrupts	Randomized interrupts through CLINT
Multi-core Execution	Concurrent operations on fabric and memory
Memory Ordering	For weakly order memory protocols
Atomic Operation	Across all memory types


Agenda



- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP


RISC-V Core Testbench Integration






RV64 Core Instruction Generation






Instruction Coverage Analysis






27/103 reachable opcode have been exercised



RV64 Core Load/Store





Example Address Allocation Patterns



Random Clusters with locality of reference

```
// memAllocAddrSlice allocated setId:0x1 of 0x4 blocks
// memAllocAddrRand size:0x8 addr: trek_mem_ddr+0x08b810c8
// memAllocAddrRand size:0x8 addr: trek_mem_ddr+0x2380e378
// memAllocAddrRand size:0x8 addr: trek_mem_ddr+0x2380e380
// memAllocAddrRand size:0x8 addr: trek_mem_ddr+0x2380e370
```

Stride Patterns across fixed address distances


```
// memAllocAddrSlice allocated setId:0x1 of 0x4 blocks
// memAllocAddrStride stride_len:0x2000 size:0x8 addr: trek_mem_ddr+0x08b830c8
// memAllocAddrStride stride_len:0x2000 size:0x8 addr: trek_mem_ddr+0x08b850c8
// memAllocAddrStride stride_len:0x2000 size:0x8 addr: trek_mem_ddr+0x08b870c8
// memAllocAddrStride stride_len:0x2000 size:0x8 addr: trek_mem_ddr+0x08b890c8
```

Sequential Addresses matching a specific Hash


```
// memAllocAddrSlice allocated setId:0x1 of 0x4 blocks
// memAllocAddrHash hash:0x44 size:0x100 addr: trek_mem_ddr+0x08bc1100
// memAllocAddrHash hash:0x44 size:0x100 addr: trek_mem_ddr+0x08c01100
// memAllocAddrHash hash:0x44 size:0x100 addr: trek_mem_ddr+0x08c41100
// memAllocAddrHash hash:0x44 size:0x100 addr: trek_mem_ddr+0x08c81100
```


Application to Unit Bench and Sub-System Bench












RV64 Core Exception Testing





Page Based Virtual Memory Tests







Figure 3.2: RISC-V address translation details.

RV64 Core Page Based MMU Tests






Agenda



- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP

RISC-V SoC Testbench Integration






Multi-Agent Scheduling Plans: Overview




- True Sharing within scenario
- False Sharing across scenarios




N Transition Sequences

Concurrent Scenario Test Case








Schedule Memory
Interleave & Pack
Resolve Dependencies


RV64 MultiCore MoesiStates






Efficacy of System-Integrity Testing using the RISC-V TrekApp






Typical directed coherency test ...

... vs. RISC-V TrekApp automated Sys-Integrity tests



Atomics Testing





RISC-V SoC Memory Ordering: Dekker Algorithm



Assume initial state A=0, B=0


The Dekker Algorithm States

```
core 0: ST A, 1; MEM_BARRIER; LD B
core 1: ST B, 1; MEM_BARRIER; LD A
error iff ( A == 0 && B == 0 )
```

- This is a test for a weakly ordered memory system
 - Such a system must preserve the property that a LD may not reorder ahead of a previous ST from the same agent


Dekker Memory Ordering






MultiCore MMU Tests





False-Share Memory Stress Tests





Thanks for Listening! Any Questions?