|
 |
|
| Downloads
|
 |
Loadboard case study1 |
 |
 |
Loadboard case study2 |
 |
Tessolve is having the unique capability of developing test board schematic
with less interaction with design group if operating parameters of the device
and the type of test to be performed are given. Our long years of test floor
device test experience enable us to shorten the total time taken to develop a
test interface board. Tessolve is having in-house design, manufacture and
assembly capability to deliver test interface printed circuit boards and
tie-ups with test board suppliers for complex fab and probe assembly
requirements for wafer and package testing. Our boards work close to ideal load
board which has no distortion, noise, delays, nor errors to the testing
process of the DUT. This means that an ideal load board is one that doesn't
seem to exist at all, i.e., as if the DUT were directly connected to the ATE.
To come out with a load board as close as possible to this ideal one is the
challenge to every engineer who designs load boards. Tessolve addresses these
design challenges with our 100 plus experienced PCB design and electrical
simulation analysts who solves the most common electrical issues generated due
to rapid rise time, low voltage and high current. All the test boards are
subjected to pre/post layout analysis to eliminate the possible signal and
power integrity issues. So we are able to achieve first time success boards,
avoiding "trial and error" design method for prototype iteration and also
avoiding the risk of poor production yield. The board delivered by Tessolve is
having low reflections, minimal crosstalk, low attenuation and skew and minimal
jitter and undergoes the following measurements under Agilent 86100C (DCA -J)
infiniium communication analyzer.
-
Single-ended or differential TDR for accurate impedance measurements
-
S-parameters for differential or single-ended characterization
-
Verify the transmission quality of components and channels with a precision
time domain reflectometer
-
Advanced calibration techniques remove cabling/fixturing/probe effects
 |
| Test And Reliability Hardware |
|
Probe cards
Load boards
DUT boards
Bench Boards
Evaluation Boards
Characterization Boards
Reference Boards
Adapter Cards
Burn in Boards
Hast Boards
ESD and Latch up boards |
 |
Design capabilities
-
Test interface boards, probe cards and load boards design
-
Designing custom load boards for Hand test and for fully automated handler
applications
-
Epoxy cantilever, blade, WLP and vertical contact probe cards
-
COBRA probe cards using MLO / MLC substrates
-
Burn-in test boards
-
Bench boards for AC, DC, PLL and SysIO configuration testing
-
Reference boards and Evaluation boards
-
Design for Digital, Analog, Mixed signal and RF devices
-
Application of High-Speed Layout techniques
-
Proper Selection of PCB Materials
-
Boards design for reduced distortion, delays and Low noise
-
In-house Test engineering expertise in design and fabrication for delivering
High Quality boards close to ideal Load Boards by ensuring precise mechanical
alignment with testers and high bandwidth signal transmission
-
Industry wide knowledge on Test sockets, Probers, Single and Multi-site
Handlers and docking systems
-
Support for various Tester platforms like Verigy, Advantest, Teradyne,
LTX-Credence, Yokogawa, etc.
Board Design Experience
-
Design of multi-layer Rigid & Metal core boards of upto 54+
layers
-
Adherence to IPC Standards - IPC-2221, -2222, -2223, IPC-7351 etc.
-
All types of IC packages BGA, Micro BGA, QFN etc.
-
Adoption to various manufacturers’ processes DFM, DFA, DFT and ICT
-
Precision Analog and Mixed signal integration
-
Edge coupled and tandem differential pairs
-
Skew matching as per the signal rise time
-
Optimal board stack up with ups with controlled impedance for micro stripline,
stripline and dual stripline stackups
-
Faster manual routing with in-house tools avoiding vias with good aesthetics
-
In-house tools for routing and QC
-
Micro-via and via-less routing, constraint driven placement and routing
-
Board design with Blind and Buried vias
-
Automated tools for reduced design cycle time
EDA Tool Expertise
-
Cadence Allegro and Concept HDL
-
Mentor PADS Layout2007 and Logic2007
-
Mentor Expedition PCB, Design capture and DX-Designer
-
Altium Designer, Protel 99SE
-
Orcad Capture and Layout
-
Cadstar
-
Spectra router
-
AutoCAD
-
CAM350 and Valor Genesis
Value Added Services
-
Component library development and maintenance involving IPC LP
Librarian
-
Signal Integrity, Timing Analysis, Power Integrity, Thermal Analysis and
EMI/EMC Analysis
-
Mixed-domain signal Analysis for Gigabit Circuits
-
Reverse engineering of boards and gerbers

|
 |
|
|
| |
|
©
. Tessolve Services Pvt.
Ltd. All Rights Reserved.
This site is best viewed in 1024 X 768 pixels
|
|
|